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ABSTRACT
In this thesis, I propose novel brain-inspired and energy-efficient computing systems.
Designing such systems has been the forefront goal of neuromorphic scientists over the
last few decades. The results from my research show that it is possible to design such
systems with emerging nanoscale memcapacitive devices.
Technological development has advanced greatly over the years with the conventional
von Neumann architecture. The current architectures and materials, however, will in-
evitably reach their physical limitations. While conventional computing systems have
achieved great performances in general tasks, they are often not power-efficient in per-
forming tasks with large input data, such as natural image recognition and tracking ob-
jects in streaming video. Moreover, in the von Neumann architecture, all computations
take place in the Central Processing Unit (CPU) and the results are saved in the mem-
ory. As a result, information is shuffled back and forth between the memory and the CPU
for processing, which creates a bottleneck due to the limited bandwidth of data paths.
Adding cache memory and using general-purpose Graphic Processing Units (GPUs) do
not completely resolve this bottleneck.
Neuromorphic architectures offer an alternative to the conventional architecture by
mimicking the functionality of a biological neural network. In a biological neural net-
work, neurons communicate with each other through a large number of dendrites and
synapses. Each neuron (a processing unit) locally processes the information that is stored
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in its input synapses (memory units). Distributing information to neurons and localizing
computation at the synapse level alleviate the bottleneck problem and allow for the pro-
cessing of a large amount of data in parallel. Furthermore, biological neural networks are
highly adaptable to complex environments, tolerant of system noise and variations, and
capable of processing complex information with extremely low power.
Over the past five decades, researchers have proposed various brain-inspired architec-
tures to perform neuromorphic tasks. IBM’s TrueNorth is considered as the state-of-the-
art brain-inspired architecture. It has 106 CMOS neurons with 256 × 256 programmable
synapses and consumes about 60nW/neuron. Even though TrueNorth is power-efficient,
its number of neurons and synapses is nothing compared to a human brain that has 1011
neurons and each neuron has, on average, 7,000 synaptic connections to other neurons.
The human brain only consumes 2.3nW/neuron.
The memristor brought neuromorphic computing one step closer to the human brain
target. A memristor is a passive nano-device that has a memory. Its resistance changes
with applied voltages. The resistive change with an applied voltage is similar to the
function of a synapse. Memristors have been the prominent option for designing low
power systems with high-area density. In fact, Truong and Min reported that an improved
memristor-based crossbar performed a neuromorphic task with 50% reduction in area
and 48% of power savings compared to CMOS arrays. However, memristive devices, by
their nature, are still resistors, and the power consumption is bounded by their resistance.
Here, a memcapacitor offers a promising alternative. My initial work indicated that mem-
capacitive networks performed complex tasks with equivalent performance, compared to
memristive networks, but with much higher energy efficiency.
A memcapacitor is also a two-terminal nano-device and its capacitance varies with
applied voltages. Similar to a memristor, the capacitance of the memcapacitor changes
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with an applied voltage, similar to the function of a synapse. The memcapacitor is a
storage device and does not consume static energy. Its switching energy is also small due
to its small capacitance (nF to pF range). As a result, networks of memcapacitors have
the potential to perform complex tasks with much higher power efficiency.
Several memcapacitive synaptic models have been proposed as artificial synapses.
Pershin and Di Ventra illustrated that a memcapacitor with two diodes has the function-
ality of a synapse. Flak suggested that a memcapacitor behaves as a synapse when it is
connected with three CMOS switches in a Cellular Nanoscale Network (CNN). Li et al.
demonstrated that when four identical memcapacitors are connected in a bridge network,
they characterize the function of a synapse as well.
Reservoir Computing (RC) has been used to explain higher-order cognitive functions
and the interaction of short-term memory with other cognitive processes. Rigotti et al.
observed that a dynamic system with short-term memory is essential in defining the in-
ternal brain states of a test agent. Although both traditional Recurrent Neural Networks
(RNNs) and RC are dynamical systems, RC has a great benefit over RNNs due to the fact
that the learning process of RC is simple and based on the training of the output layer.
RC harnesses the computing nature of a random network of nonlinear devices, such as
memcapacitors.
Appeltant et al. showed that RC with a simplified reservoir structure is sufficient
to perform speech recognition. Fewer nonlinear units connecting in a delay feedback
loop provide enough dynamic responses for RC. Fewer units in reservoirs mean fewer
connections and inputs, and therefore lower power consumption.
As Goudarzi and Teuscher indicated, RC architectures still have inherent challenges
that need to be addressed. First, theoretical studies have shown that both regular and
random reservoirs achieve similar performances for particular tasks. A random reservoir,
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however, is more appropriate for unstructured networks of nanoscale devices. What is the
role of network structure in RC for solving a task (Q1)?
Secondly, the nonlinear characteristics of nanoscale devices contribute directly to the
dynamics of a physical network, which influences the overall performance of an RC sys-
tem. To what degree is a mixture of nonlinear devices able to improve the performances
of reservoirs (Q2)?
Thirdly, modularity, such as CMOS circuits in a digital building, is an essential key
in building a complex system from fundamental blocks. Is hierarchical RCs able to solve
complex tasks? What network topologies/hierarchies will lead to optimal performance?
What is the learning complexity of such a system (Q3)?
My research goal is to address the above RC challenges by exploring memcapacitive
reservoir architectures. The analysis of memcapacitive monolithic reservoirs addresses
both questions Q1 and Q2 above by showing that Small-World Power-Law (SWPL) struc-
ture is an optimal topological structure for RCs to perform time series prediction (NARMA-
10), temporal recognition (Isolate Spoken Digits), and spatial task (MNIST) with mini-
mal power consumption. On average, the SWPL reservoirs reduce significantly the power
consumption by a factor of 1.21×, 31×, and 31.2× compared to the regular, the random,
and the small-world reservoirs, respectively. Further analysis of SWPL structures under-
lines that high locality α and low randomness β decrease the cost to the systems in terms
of wiring and nanowire dissipated power but do not guarantee the optimal performance
of reservoirs. With a genetic algorithm to refine network structure, SWPL reservoirs with
optimal network parameters are able to achieve comparable performance with less power.
Compared to the regular reservoirs, the SWPL reservoirs consume less power, by a fac-
tor of 1.3×, 1.4×, and 1.5×. Similarly, compared to the random topology, the SWPL
reservoirs save power consumption by a factor of 4.8×, 1.6×, and 2.1×, respectively. The
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simulation results of mixed-device reservoirs (memristive and memcapacitive reservoirs)
provide evidence that the combination of memristive and memcapacitive devices poten-
tially enhances the nonlinear dynamics of reservoirs in three tasks: NARMA-10, Isolated
Spoken Digits, and MNIST.
In addressing the third question (Q3), the kernel quality measurements show that hi-
erarchical reservoirs have better dynamic responses than monolithic reservoirs. The im-
provement of dynamic responses allows hierarchical reservoirs to achieve comparable
performance for Isolated Spoken Digit tasks but with less power consumption by a fac-
tor of 1.4×, 8.8×, 9.5×, and 6.3× for delay-line, delay-line feedback, simple cycle, and
random structures, respectively. Similarly, for the CIFAR-10 image tasks, hierarchical
reservoirs gain higher performance with less power, by a factor of 5.6×, 4.2×, 4.8×, and
1.9×. The results suggest that hierarchical reservoirs have better dynamics than the mono-
lithic reservoirs to solve sufficiently complex tasks.
Although the performance of deep mem-device reservoirs is low compared to the
state-of-the-art deep Echo State Networks, the initial results demonstrate that deep mem-
device reservoirs are able to solve a high-dimensional and complex task such as poly-
phonic music task. The performance of deep mem-device reservoirs can be further im-
proved with better settings of network parameters and architectures.
My research illustrates the potentials of novel memcapacitive systems with SWPL
structures that are brained-inspired and energy-efficient in performing tasks. My research
offers novel memcapacitive systems that are applicable to low-power applications, such
as mobile devices and the Internet of Things (IoT), and provides an initial design step to
incorporate nano memcapacitive devices into future applications of nanotechnology.
v
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Over the last several decades, conventional computing architectures have developed
into powerful systems, composed of billions of transistors operating at GHz frequencies
connecting in multi-core structures that are capable of large scale parallelism. These
architectures opened a new horizon for more compact and powerful electronic devices
that transformed the daily life activities in our modern world. With a growing demand
for higher speed and lower power consumption, multicore architectures are approaching
their limits as described by Moore’s Law. Advanced technology allows more cores per
chip, however, power constraints prevent powering all cores at their full speed, which, in
turn, undermines the overall speed of the chip [57]. The current multicore architectures
and the devices will inevitably reach their physical limitations [58].
While any algorithm can be computed with a von Neumann architecture, the separa-
tion between a Central Processing Unit (CPU) and memory units becomes a road block
that prevents computing efficiency in performing basic tasks. Since all computations take
place in the CPU, information is transferred back and forth between the memory units
and the CPU for processing. The limited bandwidth of data paths becomes a bottleneck
in which the CPU is often idle, waiting for data to transfer to and from memory units.
For a neuromorphic task, such as processing a large data of natural images, the bottle-
neck prevents the CPU from running at full capacity. Adding cache memory and using
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general-purpose Graphic Processing Units (GPUs) do not completely solve the bottleneck
problem [84].
Neuromorphic architectures are brain-inspired architectures that mimic the function-
ality of a biological neural network. In a biological neural network, neurons communicate
with each other through a massive number of dendrites and synapses. Computations are
decentralized to neurons and each neuron (a processing unit) processes locally the infor-
mation that is stored in its input synapses (memory units). Decentralizing information and
localizing computations at the synapse level resolve the bottleneck problem and allow the
system to process a large amount of data in parallel. Moreover, biological neural networks
are highly adaptable to complex environments, tolerant to system noise and variations,
and capable of processing complex information with extremely low power [159].
Various brain-inspired architectures have been proposed as computational architec-
tures for neuromorphic computing. In 2011, IBM constructed the Watson supercomputer
with an evidence-based learning capability [191]. It was composed of 90 of IBM’s Power-
750 servers; each server contained a 3.5-GHz Power7 eight-core processor and consumed
0.22 MW of power. IBM’s Blue Gene/P supercomputer was employed to perform biolog-
ically sub-cortical simulations of a cat’s brain [77]. The Blue Gene/P supercomputer has
147,456 CPUs with 144 TB (tetra bytes) of memory and consumed up to 2.3MW. The
Blue Gene supercomputer simulates up to 108 neurons with an average power consump-
tion of 2.3 × 107nW/neuron. Other neuromorphic platforms are also reported in [136].
The Spiking Neural Network Architecture (SpiNNaker) at Manchester University is a par-
allel, low-power, and neuromorphic computer that has 2 × 104 neurons and consumes
about 75kW on average (3.8 × 109nW/neuron). Stanford University’s Neurogrid, which
has 16 neuro-core chips, simulates 106 neurons with 5W of power (5 × 103nW/neuron).
Reconfigurable On Line Learning Spiking neuromorphic processor (ROLLS) is a neu-
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Figure 1.1: Power computation per neuron: SpiNNaker (3.8 × 109nW), BrainScaleS
(5 × 106nW), Blue Brain (2.3 × 107nW), ROLLS(1.6 × 104nW), Neurogrid (5 × 103nW),
TrueNorth (60nW), and Mammal Brain (2.3nW). The ultimate goal of neuromorphic
platforms is to achieve a similar power performance as that of a mammalian brain.
romorphic design of the University of Zürich. It consumes 4mW for a network of 256
neurons (1.6 × 104nW/neuron). The BrainScaleS project at the University of Heidelberg
is a wafer-scale system that has 2.0 × 105 neurons with a power consumption of 1kW
(5 × 106nW/neuron) [157]. IBM’s TrueNorth is a neuromorphic chip that has 106 neurons
consuming about 60mW (60nW/neuron). TrueNorth has been considered as the state-
of-the-art neuromorphic architecture for power efficiency. The number of neurons and
synapses of these architectures is nothing compared to a human brain that has 8.6 × 109
neurons and each neuron has 7 × 103 synaptic connections to other neurons. The human
brain is a very large network and yet consumes only 20W, or 2.3nW per neuron, which is
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an order of magnitude lower than the current neuromorphic architectures [97].
Finding new architectures with high power efficiency has become one of the important
goals in neuromorphic computing. Software designs have emerged to simulate biological
neural networks of a million neurons [16, 17, 101]. These approaches provide models to
study the interactions of large and independent neural circuits within a single application.
Although these approaches allow savings in area and power compared with conventional
architectures, they are still not adequate architectures for biological brains. In addition to
finding new hardware architectures, circuits modeling neurons and synapses represent an
important effort in neuromorphic computing. New designs of artificial neurons, such as
multi-compartment neurons of CMOS-based components and MOSFET synapses, are a
step closer to biological neurons with much less power consumption [82, 148, 189, 196].
However, realizing these designs for a large network with high power efficiency, good
performance, and high area density is still a challenge [75].
With the emergence of new nanodevices, particularly memristive devices and their
successful fabrication in crossbar arrays, designing neuromorphic architectures has taken
a new direction. Similar to the functionality of biological synapses, memristive devices,
which are capable of Spike-Time-Dependent Plasticity (STDP), provide a basis for stor-
ing and changing the weights of synaptic connections among neurons [35]. This capa-
bility allows in-memory computation, such as parallel vector-matrix multiplication [115],
and open up a new door for hybrid designs of CMOS neurons and memristive devices
as synaptic weights to further reduce chip area and power consumption [83, 150, 162].
Truong and Min reported that an improved memristor-based crossbar performs a neuro-
morphic task with 50% reduction in area and 48% of power savings compared to CMOS
arrays [187]. For the past decades, memristive networks have shown to be power-efficient
[81, 103, 104, 178, 212] and were capable of performing complex tasks [29, 127, 156].
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Memristive devices, however, are still resistors by their nature and they consume power.
As a result, there is a limit to the power savings that memristive networks is able to
achieve. Here, memcapacitors is an alternative option. A recent study has shown that
memcapacitive networks were able to achieve comparative performance to memristive
networks but with much higher energy-efficiency [181].
A memcapacitor is a two-terminal nanodevice and its capacitance varies with applied
voltages. Similar to a memristor, a memcapacitor has memory and functions as an artifi-
cial synapse. The memcapacitor also exhibits the STDP behavior [142], which describes
the learning process and memory in a human brain [125]. The memcapacitor has a small
form factor, similar to memristors [131]. Moreover, a memcapacitor is a capacitor, a
storage device, that does not consume static energy. The switching or dynamic energy
(E = CV2/2) of a memcapacitor is small due to its small capacitance (nF to pF range).
With an input voltage pulse of 0.8V, for instance, the switching energy of a memcapaci-
tor [23] is about 0.1nJ, whereas a memristor [35] consumes close to 30nJ. As a result, a
memcapacitor offers a more power-efficient device for neuromorphic architectures.
Recent studies have shown that a memcapacitive response has been found in nano
structure of ITO/H f Ox/S i [139], in Au/BFO/Pt structure [165], in a nano compound of
Pt/H f Ox/n-indium-gallium-zinc-oxide (IGZO) [203], in a heterostructure of two chemi-
cal compounds MoOx/MoS 2 and WOx/WS 2 sandwiched between two silver electrodes
[19], in a mono-layer MoS 2 metal-insulator devices [100], in a metal-insulator com-
posite of S i3N4/p − S i and BiFeO3 [206], in inorganic polymer layers embedded with
graphene sheets [140], in a nanodevice of polyvinyl alcohol/cadmium sulfide [155], and
in a hafnium oxide (H f Ox) on n-type Si substrate [204]. Mohamed et al. discovered that
it is possible to construct a memcapacitive device from a memristive metal-oxide com-
posite by adjusting physical parameters, such as the shape factor of the device [131]. The
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memcapacitive characteristics of the device solely depend on the behavior shape factor,
which is controllable during the fabrication process. From this finding, Mohamed et al.
derived a mathematical model that describes the response of a metal-oxide device based
on its device state, its capacitive current, and its tunneling current. When the Behav-
ior Shape Factor (BSF) is less than 0.1, the capacitive current becomes dominant and
the device operates as a memcapacitor [131]. Biolek et al. designed a SPICE model
that describes the correlation between electrical charge q and voltage VC using dependent
voltage-controlled current source [22].
Several memcapacitive synaptic models have been proposed as an artificial synapse.
Pershin and Di Ventra demonstrated that a synaptic model, composed of a memcapacitor
and two diodes, mimics the behavior of a synapse in an integrate-and-fire network. De-
pending on the polarity of the two diodes, the synapse manifests an excitatory behavior or
an inhibitory response [142]. For an excitatory synapse system, positive pulses (or spikes)
are employed as driving signals whereas negative pulses are employed as input signals to
an inhibitory network. Flak suggested that a memcapacitor with three CMOS switches
behaves as a synapse in a cellular nanoscale network [60]. The correlation of closing
and opening switches allows external control signals to set appropriate synaptic strengths
during a learning phase. The activation circuit for each cell in a cellular neural network
is also composed of two memcapacitors and eight switches that activate an output signal
when the weighted sum of input signals exceeds a threshold. Li et al. illustrated that
when four identical memcapacitors are connected in a bridge network, they operate as a
synapse [113]. Unlike previous models, the synapse can have a positive or negative value.
Reservoir Computing (RC) has been used to explain higher-order cognitive functions
and the interaction of short-term memory with other cognitive processes. A study by
Rigotti et al. demonstrated that a dynamic system with a short-term memory capacity is
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essential in defining the internal brain states of a test agent [152]. Although both tradi-
tional Recurrent Neural Networks (RNNs) and RC provide such a dynamic system, RC
is preferable due to the simplicity of its training mechanism. Recurrent neural networks
require training all weights with a complex algorithm, whereas RC employs a simpler
training mechanism of the output layer only. On the system level, RC is able to harness
the computing nature of a random network, composed of nonlinear devices such as mem-
capacitors, in which the precise structure does not need to be controlled. Demis et al.
discovered that it is possible for self-assembled memristive nanowire networks to com-
pute [49]. Reservoir computing allows for larger networks and better parameter scaling
while still maintaining comparable performances on various tasks [80, 91, 92, 169]. RC
has been successful in time series prediction [199], natural language processing [78], and
harmonic generations [11], and is considered as a biologically plausible model for neu-
ral computing [55]. Moreover, RC with simplified structures is suitable for low-power
applications [9].
Although other studies have contributed new insights to RC in various research areas
[28, 30, 67, 117], Goudarzi and Teuscher have noted that there remain specific challenges
in RC architectures that need to be addressed [70]:
Q1 A random structure is a common architecture for reservoirs. Theoretical studies
have shown that a regular structure of reservoirs offers a similar performance to
random reservoirs for common tasks. In comparison, a random network is more
suitable to an unstructured network of memcapacitive devices in building a reservoir
substrate. What is the role of network structure in RC for a task?
Q2 In a physical network, the dynamics and the RC performance are governed by the
physical property of a device. Combinations of nonlinear devices enhance the dy-
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namics of the reservoirs. From a theoretical perspective, to what degree does a
mixture of nonlinear devices improve the performance of reservoirs?
Q3 Modularity is a key to building a hierarchical system of CMOS circuits. Bürger
et al. demonstrated that hierarchical reservoirs outperformed single reservoirs for
about 20% in certain tasks [30]. Can hierarchical RCs solve complex task? What
network topologies/hierarchies lead to optimal performance? What is the learning
complexity of such a system?
Given the potential of memcapacitive RC, my research aims to address the above ques-
tions (Q1, Q2, and Q3) by exploring memcapacitive network dynamics in monolithic and
hierarchical reservoirs. Preliminary results have shown that memcapacitive networks are
dynamic systems and that monolithic memcapacitive reservoirs are capable of performing
tasks [180,181]. However, there are many areas of memcapacitive network dynamics that
are unexplored. The following sub-questions serve as a guide to my research to explore
those areas in order to address questions Q1 and Q2:
Q1-2.1 The reservoir network topology significantly affects the network dynamics and,
therefore, the overall performance of a reservoir. At what network topology does
a memcapacitive reservoir achieve a comparable performance to other reservoirs?
Does a specific topology reduce power consumption?
Q1-2.2 What is the design space from regular to random networks that lead to high per-
formance and low power reservoirs? What is the network density of regularity or
randomness that reservoirs are still able to preserve their performances while mini-
mizing their power consumption?
Q1-2.3 Insufficient or excessive input and output signals reduces the overall performance
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of the network. How many input nodes need to be perturbed in order to generate
a sufficient dynamic change in a reservoir and how many output nodes need to be
observed for a given task?
Q1-2.4 What representation of input signals (spikes, analog, or Boolean) leads to high per-
formance and low power consumption for a memcapacitive reservoir? What is the
complexity of the training process with respect to a representation of input signals,
such as spiking inputs?
Q1-2.5 Both memristive and memcapacitive devices exhibit nonlinear behaviors. What
combination of memristive and memcapacitive devices leads to high performance
and low power reservoirs?
Q1-2.6 Defining a suitable task for a particular reservoir topology is a significant step to
scale up a network for better performances. Among the common tasks, such as
MNIST, CIFAR-10, prediction tasks (e.g., NARMA), temporal control tasks (e.g.,
Santa Fe trail), or voice recognition, what task do mem-device reservoirs efficiently
solve with minimal power consumption?
Q1-2.7 Fading memory is an important attribute of a reservoir. Without applied signals, the
internal state of a reservoir will decrease to a reset state due to the state volatility of
a physical device. Both the memcapacitive models used in my research do not have
a state volatility. How are the models modified to implement the state volatility of
a physical device?
Q1-2.8 To what degree do device faults and variations start to affect the performance of
memcapacitive reservoirs? Do variations offer a useful computation?
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Evidence has shown that hierarchical RC achieved similar performance compared to
state-of-the-art deep Markov networks [186] and outperformed monolithic reservoirs in
waveform generation tasks [30]. In my research, I analyze the dynamics of hierarchical
memcapacitive networks by exploring the following sub-questions with an attempt to
address the question Q3:
Q3.1 A hierarchical network of reservoirs can perform better a complex task than a mono-
lithic reservoir. For a given task, what are the possible hierarchical reservoirs? What
are cluster size, number of clusters, inter-cluster communications, and intra-cluster
communications? How are these hierarchical reservoirs trained and what is the
learning complexity of the training process?
Q3.2 If a combination of memristive and memcapacitive devices potentially leads to a
more dynamic network, what mixture of memristive and memcapacitive cluster
nodes in a hierarchical structure enhances the performance and leads to low power
reservoirs?
Q3.3 Are memcapacitive devices employed for other architectures than RC, such as
multiple-layer RC or deep learning RC? What is the structural complexity of such
hierarchical structures? What is the training process of such systems?
My research offers answers to these questions (Q1, Q2, and Q3) and establishes a
more detailed understanding of how RCs utilize the nonlinear computing nature of mem-
capacitive devices in building neuromorphic hardware to perform tasks. My research
work:
(a) studies the network dynamics of memcapacitive reservoirs (Chapters 7.1 and 7.2),
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(b) establishes a new understanding of how small-world power-law networks evolve
with the change of network parameters and how the topological structure influences
the performance of memcapacitive reservoirs (Chapter 7.3),
(c) defines optimizing parameters for memcapacitive RCs as power-sufficient systems
to perform specific tasks (Chapter 7.4),
(d) describes the enhancement of dynamic response when different nonlinear devices
are combined within reservoirs (Chapter 7.5),
(e) illustrates how input signal representation influences the performance of memca-
pacitive reservoirs in terms of classification and simulation time (Chapter 7.6),
(f) investigates the impact of device faults and variations on the performance of mem-
device reservoirs (Chapter 7.7),
(g) enables a range of applications from image and speech recognition to time-series
prediction (Chapter 7.4), and
(h) reviews how hierarchical memcapacitive reservoirs and deep memcapacitive RC
overcome the limitations of monolithic reservoirs in solving more complex tasks




Reservoir Computing (RC) is a machine learning approach that uses transient dy-
namics of a system (i.e., reservoir) to translate spatiotemporal input signals to a higher
dimensional space and to perform a task by means of a linear readout layer [87, 121].
Reservoir computing has been successful in building large networks [169], in time series
prediction [199], and in natural language processing [78]. Despite significant progress, as
Goudarzi and Teuscher indicated [70], important theoretical and experimental questions
still remain unanswered and need to be addressed. The goal of my research is to address
the following three specific questions:
Q1 A random structure is a common architecture for reservoirs. Theoretical studies
have shown that a regular reservoir structure offers similar performance for partic-
ular tasks [51,76]. In comparison, random network is a more probable platform for
reservoirs since random network is easy to to fabricate [29, 156]. What is the role
of network topology in reservoir computing for a particular task?
Q2 In a physical network, the dynamics and the RC performance are governed by the
physical property of a device. Combinations of nonlinear devices enhance the reser-
voir dynamics. From a theoretical perspective, to what degree does a mixture of
nonlinear devices improve the performance of reservoirs?
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Q3 Modularity is a key to building a hierarchical system of CMOS circuits. Bürger et
al. demonstrated that hierarchical reservoirs outperform single reservoirs for about
20% in certain tasks [30]. Are hierarchical RCs able to solve a complex task? What
network topologies/hierarchies lead to optimal performance? What is the learning
complexity of such a system?
Given the potential of saving power in using memcapacitive devices for reservoirs,
my research aims to address the above questions (Q1, Q2, and Q3) by exploring memca-
pacitive network dynamics in monolithic and hierarchical RCs.
2.1 NETWORK DYNAMICS IN MEMCAPACITIVE RESERVOIR COMPUT-
ING
The functionality of RC depends on the nonlinear dynamic behavior and the fading
memory of a reservoir. The nonlinear and dynamic behavior allows spatiotemporal infor-
mation to be translated into a spatial representation in the reservoir. The fading memory,
on the other hand, ensures that the memory of inputs will fade away over time. For the past
decades, reservoirs have been implemented with software platforms. Recent studies have
shown that a memristive hardware implementation of a reservoir is possible [11,166,173].
Memristive reservoirs perform various tasks due to their nonlinear dynamics and memory
capability [31,32,106]. Similar to a memristor, a memcapacitor is a nonlinear device that
retains its state with an external input. A memcapacitive network, which is a nonlinear
and dynamic network, offers a computational substrate for a reservoir. Do memcapacitive
networks have sufficient dynamics to address the challenges of the RC questions (Q1 and
Q2)?
13
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Research Topic 1. Memcapacitive Network Dynamics for Reservoir Computing
The network topology is defined by the number of nodes and their connections (mem-
capacitive devices). Not all random memcapacitive reservoirs perform to the same degree.
The level of randomness, network density (number of connections at each node), and de-
vice parameters strongly affect the dynamic response of a reservoir. Initial experiments
have shown that there is a high correlation between the network topology and its per-
formance [181]. The criteria for selecting optimal topologies for the performance and
the power consumption of reservoirs are unexplored. The following sub-questions will
address the challenge RC questions Q1 and Q2.
Question 1.1. Fading memory is an important attribute of a reservoir. Without ap-
plied signals, the internal state of a reservoir will return to a reset state due to the
state volatility of the physical devices. Both memcapacitive models in my research
do not have a state volatility. What modification(s) do the models need to express
the volatile property at the device level and at the system level? See Chapter 7.1 for
answer.
Question 1.2. Information is transferred from one node to another through memca-
pacitive links. The network topology affects significantly the network dynamics and,
therefore, the overall performance of a reservoir. At what network topology does a
memcapacitive reservoir achieve comparable performance to other reservoirs? Does
a specific topology reduce the power consumption? See Chapter 7.2 for answer.
Question 1.3. Memcapacitive devices function as synapses between nodes within a
reservoir. Through the correlations of the synapses in a reservoir, input signals are
transformed into a higher dimensional space where a readout layer is used to train
14
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for a specific task. Expanding the number of synaptic devices and nodes potentially
improves the richness of the dimensional space but also increases the power con-
sumption of reservoirs as well. For a neuromorphic task, what is the design space
from regular to random networks that lead to high performance and low power reser-
voirs? What network density of regularity or randomness allows reservoirs to main-
tain their performances while minimizing their power consumption? See Chapter
7.3 for answer.
Question 1.4. Input signals to the input nodes of a reservoir stimulate dynamical
changes in a reservoir. Excessive inputs cause an over-stimulated response whereas
insufficient inputs lead to an under-stimulated state. The output nodes of a reser-
voir provide output signals to an output layer where the output layer is trained for a
particular task. Inadequate output signals will reduce the overall performance of the
network. How many input nodes need to be perturbed in order to generate a suffi-
cient dynamic change in a reservoir and how many output nodes need to be observed
for a given task? See Chapter 7.4 for answer.
Question 1.5. The ability to translate input signals to a higher dimensional space
depends on the nonlinear characteristics of devices within a reservoir. Both mem-
ristive and memcapacitive devices exhibit nonlinear behaviors. What combination
of memristive and memcapacitive devices leads to high performance and low power
reservoirs? See Chapter 7.5 for answer.
Question 1.6. The input representation (spikes, analog, or Boolean) also contributes
to the power consumption of reservoirs. What representation of input signals leads to
high performance and low power consumption for a memcapacitive reservoir? What
15
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is the complexity of the training process with respect to a representation of input
signals, such as spiking inputs? See Chapter 7.6 for answer.
Question 1.7. Reservoirs are often configured to solve specific tasks. Defining a
suitable task for a particular reservoir topology is a significant step toward improving
the performance of networks. Among the common tasks such as MNIST, CIFAR-
10, prediction tasks (e.g., NARMA), temporal control tasks (e.g., Santa Fe trail),
or voice recognition, what class of tasks do mem-device reservoirs efficiently solve
with minimal power consumption? See Chapter 7.4 for answer.
Question 1.8. It has been shown in [30,31] that memristive reservoirs are tolerant to
faults and variations, even in a noisy environment [67,68]. In a similar way, memca-
pacitive reservoirs have the potential to tolerate faults and variations. To what degree
do device faults and variations affect the performance of memcapacitive reservoirs?
See Chapter 7.7 for answer.
2.2 NETWORK DYNAMICS IN HIERARCHICAL RESERVOIRS
Modularity is a key to a hierarchical structure. Circuits of CMOS logic gates, for
instance, provide fundamental blocks in a hierarchical structure to build a larger digital
system. Most reservoir networks are monolithic. They are not easily scalable by simply
increasing the number of nodes within a reservoir and, therefore, limited in their com-
putational capacities. Is it possible to connect memcapacitive networks in a hierarchical
structure in order to expand their computational capacities and to solve more complex
tasks (RC question Q3)?
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Research Topic 2. Hierarchical Structures for Memcapacitive Reservoirs
Question 2.1. It has been shown in [30] that a hierarchical structure of reservoirs
performs a complex task better than a monolithic reservoir. The isolation between
cluster nodes in a hierarchical reservoir allows more dynamic changes and, there-
fore, fewer nodes within a cluster are required. For a given task, what are the pos-
sible hierarchical reservoirs? What is the cluster size, the number of clusters, the
inter-cluster communications, and the intra-cluster communications? What is the
complexity of the training algorithm for these hierarchical reservoirs? See Chapter
8.1.3 for answer.
Question 2.2. The positions of an input node and an output node within an RC
cluster node affect the dynamical behavior of the cluster and how the dynamic in-
formation is transferred to another cluster. How are the input and output nodes of
an RC cluster chosen without sacrificing the overall performance of a system? See
Chapter 8.1.4 for answer.
Question 2.3. Combinations of memristive and memcapacitive devices potentially
lead to a network with richer dynamics. In a hierarchical structure, what mixture of
memristive and memcapacitive cluster nodes in a hierarchical structure enhances the
performance and leads to low power reservoirs? See Chapter 8.1.5 for answer.
Question 2.4. Are memcapacitive devices employed for other architectures besides
RC, such as multiple-layer RC or deep learning RC? What is the structural complex-
ity of such hierarchical structures? What is the training process of such systems?




The discovery of a memristive device in 2008 [175] realized Chua’s prediction of the
fourth basic circuit element [43]. Chua argued that the correlations of the four funda-
mental variables – current i, voltage v, electric charge q, and flux-linkage φ – are capable
of generating five known relationships. The first three correlations are expressed in the
three basic elements: resistor R(v = Ri), inductor L (φ = Li), and capacitor C (q = Cv).
The last two correlations describe the relationship between the charge q and the current i,
governed by by q(t) =
∫ t
0
i(τ)dτ, and the relationship between the flux-linkage φ and the
voltage v, dictated by φ(t) =
∫ t
−∞
v(τ)dτ. These two correlations specify the new set of a
mem-device family, namely memristor, memcapacitor, and meminductor.
3.1 MEMRISTIVE DEVICES
One of the missing correlations, as Chua pointed out, is the relationship between the
flux-linkage Φ and the charge q. This relationship suggests a new device, the fourth circuit
element called a memristive device (or memristor) M. A memristor is a memory device
that is characterized as a resistor whose resistance is time-dependent of the current going
through it (Figure 3.1a).
Figures 3.1b, 3.1c, and 3.1d show the fundamental characteristics of a memristor. An
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(a) Fundamental circuit elements. Reprinted
from [175].




























(b) Memristor voltage and current.















(c) Typical I-V plot.











(d) Internal State change.
Figure 3.1: Memristor fundamentals. (a) The memristor as the fourth two-terminal circuit
element; (b) the nonlinear dependent current through a memristor; (c) the resulting hys-
teresis loop in the IV plane; (d) the change of device state over time. The device responses
(b, c, d) are created from the model presented in [163].
applied signal (a sine wave) causes a current to go through the device. Unlike a fixed
resistor, the current correlates nonlinearly to the applied voltage due to the nonlinear
change of the device state (Figure 3.1d). In other words, the resistance of the device
changes according to the applied voltage. This nonlinear relationship between the current
and the voltage results in a pinched hysteresis loop as shown in Figure 3.1c.
Since the discovery of the first memristive device until now, many memristive devices
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have been introduced with more robust mathematical models describing physical proper-
ties [1, 15, 128, 138, 205]. Scientists have embarked on various studies, looking for new
approaches to integrating memristive devices into future computing architectures. For
example, a memristive device with nonvolatile property and fast switching time provides
a much higher memory density at lower energy costs [71]. Logic gates using memris-
tive devices have better energy efficiency and higher integration densities than CMOS
gates [3, 40, 108].
In the area of neuromorphic computing, memristive devices have been prominent
candidates for imitating biological synapses [35, 36]. Recent studies have shown that
a crossbar network as a two-layer feedforward neural network using memristive devices
as artificial synapses is able to perform image processing with energy efficiency and area
density [32, 99, 147, 149].
3.2 MEMCAPACITIVE DEVICES
Recent studies indicate that memcapacitive behavior has been found in many new
nano-composites: metal-oxide [131], reactive electrode (Mo, Al) and hafnium oxide
(H f Ox) on n-type Si substrate [204], nanocomposites of polyvinyl alcohol/cadmium sul-
fide [155], nanocomposite of Pt/H f Ox/n−IGZO [203], monolayer MoS 2 metal-insulator
[100], graphene composite [141], and BiFeO3-coated nano switch [206]. These studies
open a new possibility for memcapacitive applications.
The concept of memory in memristive devices is also generalized to a capacitor and
defines a memcapacitive device. The memcapacitive device describes a relationship be-
tween electric charge q and applied voltage v. This relationship is based on two funda-
mental equations that express the mathematical relation between voltage v, charge q, and
20
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The memcapacitive device is a memory device whose capacitance changes according
to the internal state of the device. In general, the characteristics of a memcapacitive device
is described in [22]:
q = C (x,V, t) V,
dx
dt
= f (x,V, t) ,

 	3.2a
where q is the charge on the device at time t, V is the applied voltage, x is the internal
state of the device, C is the capacitance, which depends on the internal state x, and the
function f () describes how the behavior of the internal state x changes.
3.2.1 Bipolar Memcapacitive System with Threshold
Biolek et al. derived a generic model of a memcapacitive device from a mathematical
model of the threshold voltage of a memristive device [22]. Within this generic model,












where f () is a function characterizing the change of device state and W() is a window
function setting limits to the internal state x. These functions are prescribed as:
f (VC) = β (VC − 0.5 ∗ [|VC + Vt| + |VC − Vt|]) ,

 	3.4a
W (C,VC) = θ (VC) ∗ θ (Cmax −C) + θ (−VC) ∗ θ (C −Cmin) .

 	3.4b
In Equations 3.4, the step function θ() limits the capacitance of the device to the range
[Cmin,Cmax], β is a constant rate of change when |VC | is greater than the threshold voltage







Figure 3.2: Biolek Spice memcapacitive model. All dependent current and voltage
sources are defined as: Eq = V(x)Vin, Gx = f (Vin)W(V(x),Vin)), and Gmc = ddt(V(q)).
The capacitance C is 1F and the resistance R is 100MΩ. Vin is the input voltage to the
device. The two functions f () and W() are defined in Equations 3.4.
Figure 3.2 depicts a Spice model for the Biolek memcapacitive device. Using depen-
dent current and voltage sources is a common way to implement the state equations of a
memcapacitive device. The values of the dependent current and voltage sources follow








































Figure 3.3: The characteristic of Biolek memcapacitive model [22]. The device was sim-
ulated with a sine wave of 0.55V at 50kHz: (a) the device exhibited a hysteresis response
of electrical charge Q with applied voltage V and (b) the capacitance of the device varied
between Cmin (1pF) and Cmax (100pF).
Similar to a memristive device, the correlation between the electric charge q and the
applied voltage Vin follows a pinched hysteresis path, illustrated in Figure 3.3a. The
capacitance of the device also varied with the applied voltage Vin, shown in Figure 3.3b.
The memory capability of the device is its capacitance.
3.2.2 Memcapacitive Characteristics of Metal-Oxide Junctions
Mohamed et al. observed that the effect of the growth or the shrinkage of thin fila-
ments exhibits memcapacitive behavior when some physical parameters of a metal-oxide
device are adjusted during the fabrication process [131]. A metal-oxide junction device is
a common structure that manifests memristive patterns [202]. However, with additional
layers of sandwiched materials of high permittivity, the device starts to alter its behavior











Figure 3.4: Metal-oxide junction device. (a) Device formation in a crossbar structure;
(b) Filament formation with x is the growth length and m the growth area. Reprinted
from [131].
An ionic device displays memristive behavior with a structure of Ag2S being sand-
wiched between platinum electrodes as shown in Figure 3.4(a). The behavior changes to
a memcapacitive response when a high-K dielectric material is employed [131]. Figure
3.4(b) illustrates the process of filament formation when a potential voltage is applied
across the device. The formation process is determined by two factors: the filament gap
x and the cross sectional area m of the filament. A metal-oxide device, in general, expe-
riences the effect of two dynamic currents: the tunneling current it(t) and the capacitive
current ic(t) [6]. Modeling a metal-oxide device as a memcapacitive device entails three
steps of calculations: device state, capacitive current, and tunneling current.
Device State
Ion migrations in a metal-oxide device cause a growth or a shrinkage of the filament
formed with respect to applied voltages. This process affects simultaneously both the
filament length (or gap x) and the filament cross sectional area m, which determines the
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internal state of the device. The filament gap x is described in [131]:
dx(t)
dt





∗ fwx (x, it, t)





∗ fwx (x, it, t) ,
where Ks and Ds are shrinkage constants, Kg and Dg are growth constants, E is the ac-
tivation energy, kB is the Boltzman constant, and T is the operating temperature. The
tunnel current it(t) describes the electric tunnel effect of electrons moving across potential
barriers [167]. This current is a function of applied voltage v and the ion deposits of the
filament length x(t) and its cross sectional area m(t), which is explained in [131]. The
exponential function window fwx(x, it, t) is introduced to set the boundary conditions on
the growth of the filament gap x:










where δx = xmax and ϑx = xmax − xmin.
In addition to the filament gap, the filament cross sectional area also influences the









∗ fwm (m, it, t)





∗ fwm (m, it, t) ,
where Bs,Ws, Bg, and Wg are growth and shrinkage coefficients, fwm(m, it, t) is the window
function that limits the boundary of the change in the cross sectional area m(t). This
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window function is defined:










where δm = mmax and ϑm = mmax − mmin.
Device Capacitance
The capacitive current of a metal-oxide device is determined by total capacitance
Ctotal. The total capacitance Ctotal is composed of capacitance between filaments C f ilament,
gap capacitance Cgap, and oxide capacitance Coxide [131]:














εoxide [1 − m(t)] ,




where εgap is the gap permittivity, εoxide is the oxide permittivity, and d1 and d2 are the gap
thickness and the oxide thickness.
Tunneling Current
The tunneling current it(t) going through the metal-oxide junctions is a function of
applied voltage, defined in [167], gap thickness, and barrier heights at the interface of
electron and the gap between the metal layers. The detailed equation for the tunneling
current it(t) is described in [131].
Mohamed el at. observed that the correlation of the tunneling current it(t) and the
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Figure 3.5: The characteristic of the Mohamed memcapacitive model [131]. The device
was simulated with a sine wave of 1.0V at 1Hz: (a) the device exhibited a hysteresis re-
sponse of electrical charge Q with applied voltage V and (b) the capacitance of the device
varied between Cmin (1nF) and Cmax (10nF). The constants of the model were modified
for a low input signal of 1Hz: KG = 0.4775,KS = 0.6, BG = 2.75, BS = 2.75, xmin =
0.4, xmax = 0.9,mmin = 0.1,mmax = 0.9, d1 = 5 × 10−10, and d2 = 5 × 10−10.
capacitive current ic(t) determines the response pattern of a metal-oxide device. The be-





The device conducts as a memristive device when BSF is substantially large (e.g,
BSF > 10). However, when BSF is considerably small such as BSF < 0.1, the device
manifests itself as a memcapacitor.
Figure 3.5 shows the responses of the metal-oxide device. As shown in Figure 3.5a,
the device behaves as a memcapacitive device when BSF is less than 0.1 and its Q-V
relationship portrays a pinched hysteresis loop, which is a distinctive feature of mem-
devices. Figure 3.5b displays how the capacitance of the device varies between Cmin and
Cmax (Cmin = 1nF,Cmax = 10nF). The constants of the model were modified for a low
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input signal of 1Hz: KG = 0.4775,KS = 0.6, BG = 2.75, BS = 2.75, xmin = 0.4, xmax =
0.9,mmin = 0.1,mmax = 0.9, d1 = 5 × 10−10, and d2 = 5 × 10−10.







Figure 3.6: Bi-stable elastic-membrane memcapacitor. The membrane is changed be-
tween two stable states (state "0" or state "1") when an external voltage is applied to the
plates.
































Figure 3.7: Responses of bistable elastic-membrane memcapacitor: (a) Charge-voltage
response, (b) capacitance-voltage response. The capacitance of the device fluctuates be-
tween 7pF and 20pF with an applied sine wave signal.
It was demonstrated by Pershin et al. that a parallel-plate capacitor with one of its
plates replaced by an elastic membrane exhibits the characteristics of a memcapacitor
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[144]. When a voltage is applied to the two plates, the elastic membrane is changed to
either state "0" or state "1", corresponding to the logic states of a binary signal. The
mathematical model that describes the behavior of a voltage-controlled system illustrates
a second-order relation between charge q(t), the capacitance C(y), and the applied voltage











 − Γẏ − ( β(τ)1 + y
)
,
where C(y) = C01+y , y = z/d, z is the position of the membrane with the middle position, d
is the separation between the metal plates and the equilibrium position of the membrane,
y0 = z0/d, Γ = 2πγ/ω0, β(t) = 2π/ (ω0d)
√
C0/(2m)VC(t). and τ = tω0/(2π). Further-
more, ±z0 are the equilibrium positions of the membrane, γ is the damping constant, ω0
is the natural frequency of the system, m is the mass of the membrane, and C0 = ε0S/d.
3.2.4 Multilayer Memcapacitive System
A multilayer memcapacitive system is composed of N metal layers embedded be-
tween the parallel plates of a regular capacitor, as shown in Figure 3.8a. In this structure,
metallic layers are separated by insulators that create a transport tunnel for electric charges
between layers [126]. An external voltage causes a distribution of charge between the em-
bedded layers, which forms a tunnel allowing the transport of charge from the external
plates.



















Figure 3.8: Multilayer memcapacitive system. In Figure (a), ±q are the electric charge of
the external plates whereas Qk signifies the electric charge of an internal metal layer.
pressions [126]:
y(t) = g(x, u, t)u(t),
ẋ = f (x, u, t),
where u(t) is the input, y(t) is the output, g() is the response of the system, x is a set of state
variables describing the internal state, and f () is a continuous n-dimensional function.
These mathematical expressions are modelled further as a charge-controlled system as
[126]:
VC(t) = C−1 (x, q, t) q(t),
ẋ = f (x, q, t) ,
where q(t) is the charge on the capacitor at time t, VC(t) is the applied voltage, and C is
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the memcapacitance which depends on the current state of the system. The total internal




where Qk(t) is the charge on the internal layers at time t.
The external plates cause a uniform electric field to arise in the direction perpendicular
to the plates with a magnitude E = σ/ (2ε0εr), where σ = q/S is the surface charge
density, ε0 is the vacuum permittivity, and εr is the relative dielectric constant of the
insulator. The voltage applied to the external plates is [126]:
VC = 2dEq + δE1 + [δ − 2δ1] E2 + [δ − 2 (δ1 + δ2)] E3 + . . .
+ [δ − 2 (δ1 + ... + δk−1)] Ek + · · · − δEn
where Eq = q/(2S ε0εr) is the electric field generated by the charge q at the external plate
and Ek = Qk/(2S ε0εr) is the electric field of the charge Qk at the kth embedded metal
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+ (∆ − 2∆k−1)
Qk
2q





where ∆ = δ/d,∆i =
∑i
j=1 δ j/d for i = 1, 2, . . . ,N − 1,∆0 = 0, and C0 = ε0ε1S/d is the















Equation 3.7 underlines that the capacitance is infinite, negative, and positive at some
instances in time. Figure 3.8b shows an example of a two-layer memcapacitive SPICE
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Once again, the total capacitance of this two-layer system is positive, negative, or in-
finite depending on the quantity
(




. This is the distinctive feature of a multilayer
memcapacitive system.
































Figure 3.9: Responses of the two-layer memcapacitive system: (a) Charge-voltage re-
sponse, (b) capacitance-voltage response. The device is not applicable for the function of
a synapse due to the infinite capacitance values when the applied voltage is close to 0V.
It is interesting to note that the Q-V response of a system of two layers, shown in
Figure 3.9a, follows a pinched path of hysteresis, but the response does not cross the 0V
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reference. Even when the external voltage is removed, the electric charge still remains
in the internal metal layers. Figure 3.9b illustrates the variant capacitance of the system.
The response verifies that the capacitance of the system, indeed, is positive, negative,
or infinite depending on how the electric charge is distributed between layers. Infinite
capacitance poses a constraint on a neuromorphic application in which the finite values of
memcapacitors are used for the weight updating phase, the essential stage for the training
of an image recognition network.
So far, memcapacitors have been only considered for digital system applications, such
as low-power crossbar memory [54] and memory computing [184], as well as analog cir-
cuits such as a memcapacitor-based oscillator circuit [195] and an adjustable transmission
line [143]. However, it is possible that memcapacitors are able to function as synapses
for neuromorphic networks [60, 113, 142]. In fact, the results of my previous work have
shown that memcapacitors as synapses in a crossbar structure are able to perform a dot
product of input signals and synaptic weight matrix [180].
3.3 ARTIFICIAL NEURAL NETWORKS
Artificial Neural Networks (ANNs) are computing systems inspired by the biological
neural networks of a human brain. An artificial neural network is a collection of com-
puting units, called artificial neurons (analogous to axons in the human brain) that com-
municate with each other through connections (or synapses). A signal from one neuron
(the presynaptic neuron) is transmitted through synapses to other neurons (postsynaptic
neurons) that, in turn, perform a weighted sum operation and propagate the result to other
neurons in the network. The weighted sum is determined by synaptic strengths, which
change during a learning process.
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Figure 3.10: An example of a 3 × 4 × 2 fully-connected feedforward artificial neural
network. The circles are neurons. In general, the network may have many hidden layers
depending on the task to be solved.
Typically, neurons are organized in layers, as shown in Fig. 3.10. Neuron layers per-
form different transformations on input signals as the signals travel from the input layer
to the output layer. An artificial neural network may have many hidden layers depending
on the problem or task. Neural networks are often trained to perform a specific task. Fig.
3.10 shows an example of a three-layered, fully connected, and feed-forward neural net-
work (3 × 4 × 2). There are three major training approaches: supervised, unsupervised,
and reinforcement learning. In supervised training, the network is presented with input
signals and target outputs. Errors are calculated based on the actual and target outputs.
The errors are propagated back through the system by adjusting the synapse strengths or
weights, which produce the output signals of a neuron. The process, which is called back-
propagation [154], is repeated for all training inputs until corrected weights are refined.
The back-propagation algorithm is improved over the years to provide a faster conver-
gence with new techniques, such as Momentum Term [86], Variable Learning Rate [193],
and Barzilai and Borwein Learning [13].
In unsupervised training, the network is only presented with input signals. Conse-
quently, the network relies on statistical outputs to adjust its weights appropriately. The
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most common unsupervised training approach is cluster analysis, in which statistical data
are analyzed to find hidden patterns of grouping in the data. Common cluster algorithms
include hierarchical clustering [93], k-means clustering [194], Gaussian mixture [21],
self-organizing maps [168], and hidden Markov models [174].
In reinforcement learning, the network is trained to react to its environment in such a
way that maximizes its cumulative reward. For example, teaching a dog to perform a new
trick by a system of reward or punishment is reinforcement training. The dog has to figure
out how to do the trick in order to maximize the reward. Many reinforcement learning
algorithms have been introduced such as Ant-Q learning [64], a probable approximation
of correction [210], and deep Q-Learning with model-based acceleration [74].
3.4 RESERVOIR COMPUTING
The basic implementation of an ANN is a Multilayer Perceptron (MLP), consisting of
an input layer, one or more hidden layers, and an output layer. With the gradient descent
back-propagation algorithm, MLP has proven its potential in speech and image recogni-
tion [2,209]. However, due to their inherent nature of feedforward structure, MLPs suffer
a limitation in which they do not retain the previous state of input data within a current
context. An alternative approach is a Recurrent Neural Network (RNN), in which recur-
rent connections are added. On the one hand, recurrent connections allow the previous
information to be retained in the network so that the network learns better from both the
previous and current data. On the other hand, recurrent connections significantly increase
the complexity of a training algorithm since a small change in recurrent connections has
a potential to cause a drastic behavior of the network.
To avoid the training of large-scale recurrent networks, Reservoir Computing (RC)
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has been proposed as an alternative. Reservoir computing is based on the assumption that
input sequences are sufficiently mapped to the dynamic states of RNNs and that training
an output layer is able to achieve an adequate performance for a particular task.





















Figure 3.11: An example of a reservoir network showing an input layer, the randomly
structured reservoir performing the computation, and the readout layer that interprets the
internal dynamics of the reservoir. Only links (Wout) from the reservoir to the readout
layer will be trained, not the internal links (Wres) of the reservoir.
Figure 3.11 shows an example of a network with an input layer, a random structured
reservoir functioning as an untrained computational layer, and an output layer that trans-
lates the internal dynamics of the reservoir. In general, any untrained computational sub-
strate that has enough dynamics is able to function as a reservoir. A bucket of water, for
example, is capable of performing nonlinear computations through the waves on the sur-
face [134]. The input layer provides the input signal u(t) to the reservoir nodes (a reservoir
node is a computational unit, such as a sigmoid neuron) using the input matrix weight W in
of fixed values. Within the reservoir, each node is connected to another through the fixed
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value weight matrix Wres and the time-dependent state x(t) of the reservoir is defined as:
x(t + 1) = f
(





where f is the activation function of a reservoir node, such as tanh function. The output





Since both the matrices W in and Wres are fixed, the learning process only takes place
by adjusting the output weight matrix Wout. This is a major advantage of the RC ap-
proach over training RNNs. Furthermore, there are no restrictions in the weight matrices
(W in,Wres, and Wout), input stimulus, internal connections, nodes in the reservoir, and
outputs. These parameters are set for a specific task.
There are two main approaches in RC: Echo State Networks (ESNs), developed by
Jaeger [89], and Liquid State Machines (LSMs), introduced by Maass [121]. ESNs rely on
certain algebraic properties of a recurrent neural network that allow the training process
to take place in the readout layer only. ESNs accomplish an excellent performance for
practical applications within a short training time. On the other hand, LSMs tailor to
more sophisticated, realistic, and biological models for neurons and dynamic synaptic
connections within a reservoir [122, 135]. For readout layers, LSMs originally could
operate with multilayer feedforward neural networks or linear readouts similar to ESNs.
Although both ESN and LSM approaches perform equally well, some researchers have
found that a large number of synaptic weights was required for LSMs in order to guarantee
a reasonable performance, while it is not the case with ESNs [96].
The computational power of an RC network is based on a short-term memory created
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by the reservoir [90] and the ability to maintain the temporal information from distinct
signals over time [121,133]. These two characteristics are guaranteed by the four essential
properties of a reservoir: separation, approximation, fading memory, and spectral radius.
3.4.1 Separation Property
According to Maass et al. [119, 121], the separation property refers to the ability to
represent different input signals for the output layer to learn correctly. The separation
property ensures that two different input stream signals u(.) and v(.) will cause two signif-
icantly different changes xMu (t) and x
M
v (t) in the internal states of the reservoir. However,
there is no general rule on how a reservoir implements sufficiently the signal separation.
In a later experiment, Maass et al. proposed an empirical method to analyze the sepa-
ration property of a reservoir for a given task. The degree of separation is based on the
rank of a matrix. The rank of a matrix is defined as the number of rows and columns that
are linearly independent within a matrix. A n × m matrix M, for instance, maintains the
reservoir state vector ni for different the input mi. A perfect separation is achieved when
each state vector n j is linearly independent of all other state vectors n.
3.4.2 Approximation Property
The approximation property describes the capability of a reservoir system to classify
the same output from noisy or unseen inputs of the same class. This property is essential
to how the output layer approximates any function of the reservoir states to some degrees
of accuracy. Similar to the separation property, there are no set rules for determining how
well a reservoir approximates the data of the same class inputs. Recent studies have shown
that the approximation ability of an ESN reservoir is closely related to the characteristics




Fading memory is what Jaeger called "the continuity property" for the ESN [88].
Fading memory describes the state decay of reservoir states so that similar input streams
of finite length are mapped to the same reservoir state. The current states of a reservoir
depend on its initial states and the applied input stream. An input stream u(.), for example,
perturbs the reservoir and causes a change in the internal reservoir states from an initial
state. After a period of being undisturbed, the reservoir state degrades eventually to a
default state so that if the same input stream u(.) is applied again, the reservoir will change
to the same state. Fading memory ensures that a reservoir approximates similar input
streams to a similar degree of its internal state. This is the crucial requirement for the
approximation property of a reservoir.
For both LSM and ESN, the implementation of fading memory is determined by the
weight matrix initialization. This weight matrix defines the connection strength between
reservoir nodes. After a period of being undisturbed, each value of the weight matrix
will eventually decay and become a small value. For a memristive reservoir, the fading
memory is inherent in the volatile state of devices.
3.4.4 Spectral Radius
Due to the recurrent connections within a reservoir, the signal at a particular time is
scaled by connection strengths as it travels from one node to another. If a connection
strength is larger than one, the signal is amplified when it goes through the connection.
If the connection strength is less than one, the signal weakens as it passes through that
connection. Arbitrary values of connection strengths lead to chaotic network responses
with invalid outputs. Setting the correct values of connection strengths ensures the proper
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response of a reservoir network. The connection strengths are specified by weight matri-
ces.
For LSMs, the criterion for weight matrices is not clearly defined, but the constraints
applied to the separation and approximation properties of a reservoir indirectly set the
validity of weight matrices [121]. For ESNs, on the other hand, the constraint for weight
matrices was put forward by Jaeger [87]. For a reservoir of N nodes, for instance, there
is a possible weight matrix M of size N × N that allows full connectivity within the
reservoir, which provides echo states for that reservoir with a maximum spectral radius
|λmax| of one [87].
A matrix, by definition, has its Eigenvalues of λi where i is the index of the Eigenvalue.
The largest eigenvalue is the spectral radius of that matrix. For a weight matrix M, wi j is
the weight value at row i and column j, the spectral radius is the products of weights wi j
that forms recurrent loops:
|λmax| =

λi < 1 i f Πwi j < 1
λi = 1 i f Πwi j = 1
λi = 1 i f Πwi j > 1

 	3.10
As Jaeger indicated, the spectral radius of weight matrices must be less than or equal
to one in order to ensure proper responses of an ESN [87].
3.5 TERMINOLOGY
My research is involved with networks of mem-devices used as reservoirs. There are































(a) 3 × 2 × 3 fully-connected feedforward neural
network.
Inputs Outputs
(b) Random memcapacitive network
Figure 3.12: Neural network and random memcapacitive network. (a) The circles are
neurons, wi, j denotes a synaptic connection of strength w connecting neuron i to neuron
j; (b) in a memcapacitive network, an electrical node performs a similar operation of
weighted sum as a neuron.
Node
In a neural network, a node typically refers to an artificial neuron as shown in Fig.
3.12a. A node performs a computation by applying an activation function to the weighted
sum of its inputs. The function of a neuron node is similar to a biological neuron in a
human brain.
In an electrical network (Fig. 3.12b), in contrast, a node has a different connotation.
A node is an electrical point at which electrical components (i.e., resistor, memristor,
memcapacitor) are connected to and from. Electrical nodes are able to perform a similar
weighted sum operation as a neuron (the detail is described in Figure 5.2b). They are seen
as wire connections that define the topology of a network.
Weight
A weight is normally associated with the synaptic strength, a scaling factor of an input
signal that determines the contribution of that input to a neuron. Weights are referred to
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as the scaling factors of inputs (w1,2,w2,1,w3,1, . . . ,wn,m). In Fig. 3.12a, for example, w2,5
is a weight attribute w connecting neuron 2 to neuron 5.
For a mem-device network, a memristive network or memcapacitive network, weights
often refer to a unit-less parameter w, which is the internal state that is associated with
the resistance of a memristor or with the capacitance of a memcapacitor. In mem-device
networks, a mem-device state has two functions: (a) providing a signal path for the current
from one node to another and (b) scaling the voltage across the device for a memristive
device or the electric charge for a memcapacitor.
Weight Update
In a neural network, weight update refers to a process of updating the individual
weight attributes (or synaptic strengths) wi, j of the network based on a learning rule, such
as the back-propagation algorithm, so that the network is able to learn a new pattern over
time. With feedback errors from a learner, the weight attributes are adjusted to minimize
the error function between the actual and the target outputs.
In mem-device networks, weight updating is a process to update the resistance or
the capacitance of memristors or memcapacitors. Based on feedback from a learner the
updating process individually adjusts each mem-device with electrical pulses, character-
ized by the mathematical description of the physical properties of the mem-devices. The
updated pulse is device-dependent.
Network
A neural network is composed of nodes (neurons) and links (edges). Each link has
an attribute wi, j that defines the strength of a signal going from node i to node j. Often
a neural network is implemented with a software framework in which matrices represent
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scaling factors of inputs, outputs, and network states. Computation takes place as input
signals travel through the network nodes.
A mem-device network, from an electrical standpoint, is equivalent to a resistive net-
work or a capacitive network. In this electrical network, the currents and the voltages are
interrelated as a complex computational system that is based on the physical connections
between nodes and mem-device properties.
Network State
In a recurrent neural network, a network state is the output result of computations by
neurons. These results are the inputs to the next layer or to a readout layer in the case of
reservoir computing in order to determine the network response to applied input signals.
In a mem-device network, the network state is determined by two factors: the mem-
device state and node voltages. While the dynamic state of mem-devices contributes
significantly to the network activity, the dynamic state is not always accessible due to
physical constraints. As a result, the node voltages, which are the presentations of the





Currently, only a few models have been proposed as memcapacitive synapses. I will
describe these models as an initial step for designing memcapacitive synapses in RC
architectures.
4.1.1 Memcapacitive Synapse in Spiking Network
Pershin and Di Ventra proposed that it is possible to design a synapse composed of a
memcapacitor and two diodes, as illustrated in Fig. 4.1 [142]. In the figure, the RC block
behaves as an integrate-and-fire neuron. A voltage pulse from an input Ni will charge the
integrating capacitor C in proportion to the capacitance Ci of a memcapacitive synapse.
Once the charging voltage of the capacitor C exceeds the threshold Nout, the capacitor
discharges a forward pulse and the control switch S resets it to an initial state. The
function of the diodes, connecting to the ground, is to discharge C1 to CN after the firing
pulse. Depending on the connections of the diodes and the polarity of input voltages, the
memcapacitive synapse behaves as an excitatory synapse or an inhibitory synapse (see
the inset in Fig. 4.1). Pershin and Di Ventra also observed that the synapse experiences
the Spike-time-dependent Plasticity (STDP) phenomenon under the effect of Long-term
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Figure 4.1: Memcapacitive synapses in a spiking network. The RC block functions as an
integrate-and-fire neuron that produces a spiking signal at Vout when the charging voltage
on C exceeds a threshold voltage Nout. Reprinted from [142].
Depression (LTD) and Long-term Potential (LTP) pulses.
4.1.2 Memcapacitive Synapse in Cellular Network
Flak showed that a memcapacitor with three CMOS switches (pr_si, j and ABi, j) mim-
ics the function of a synapse in a cellular nanoscale network [60]. The ABi, j switch
controls how the voltage of a synapse contributes to the cell state Vx. The signal pr_si, j
sets the programming voltages Vpr1 and Vpr2 and along with the control signals pr_t1
and pr_t2 adjusts the value of the synapse during learning phase. The baseline voltage is
controlled by th_1 and th_2 from the threshold circuit, composed of two memcapacitors
and eight CMOS switches. The simulations resulting from Flak’s study illustrate that the
memcapacitor synapse produces a forward pulse when the weighted sum of input signals
exceeds the baseline voltage.
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Figure 4.2: Memcapacitive synapses and activation threshold in a network cell. The cell
state can have negative, zero, or positive values depending on the values of ABi, j,Vyi, j,
and CM. Reprinted from [60].
4.1.3 Bridge Memcapacitive Synapse
(a) Programming memcapacitive bridge
synapse.
(b) Weighting operation of memcapacitive bridge synapse.
Figure 4.3: Memcapacitive bridge synapse. (a) The synaptic weight is programmed with a
current source Iin; (b) the three transistors function as a differential amplifier that converts
a voltage difference to an equivalent current. Reprinted from [113].
According to Li et al., when four identical memcapacitors are connected as a bridge
network, they work as a synapse [113]. The bridge synapse is shown in Fig. 4.3. The
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synapse is programmed with a current pulse source, illustrated in Fig. 4.3a. The value of
the bridge synapse (Fig. 4.3b) is defined by the capacitance-voltage relationship [113]:



















where DM1 ,DM2 ,DM3 , and DM4 are the capacitance of memcapacitor and ψ is the synaptic
strength.
When a positive pulse is applied to its input, the forward-biased voltage will increase
the capacitance of DM2 and DM3 and decrease the capacitance of DM1 and DM4. Conse-
quently, VA is larger than VB and the synapse ψ has a positive weight. When a negative
pulse is applied, the process is reversed and VA is smaller than VB. In this case, the weight
of the synapse ψ is negative.
Having both positive and negative weights is a major advantage of the bridge synapse.
Compared to a memristive bridge synapse, the memcapacitive bridge synapse, as Li et al.
has shown, exhibits more nonlinear characteristics and consumes much less power.
4.2 HARDWARE RESERVOIR ARCHITECTURES
4.2.1 CMOS-Based Reservoirs
The first hardware implementation of RC, based on the design of Schrauwen et al.,
was a digital FPGA that implements a Liquid State Machine (LSM) to perform a speech
recognition task [158]. The reservoir had 200 spiking neurons with the same threshold
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and reset values. The input weights were randomly selected from a set of {-0.1, 0.1}.
The internal weights were normally distributed and scaled by an optimal spectral radius
of 0.1. Each neuron had 12 input connections, 8 from other neurons in the reservoir and 4
from the inputs. The spike outputs were converted to analog values using an exponential
low-pass filter and the output layer was trained with a simple linear regression algorithm.
The LSM was able to process real-time speech signals using a new serial data processing
scheme.
Li et al. introduced a spiking reservoir using the delayed feedback topology [114].
With the novel design of a timing-dependent encoder integrated into the reservoir, the
architecture did not need Analog-to-digital Converters (ADCs) and operational amplifiers
(Op-Amps). As a result, the new RC design reduced the power consumption by 16× and
improved the area density of the CMOS chip.
4.2.2 Memristive Crossbar Reservoirs
Soures et al. proposed neuromorphic hardware using CMOS and memristors as a
computing substrate, a neuro-memristive system. With a small form factor of memristive
devices, this system is stable and tolerant to noise [170]. The neuro-memristive system
utilizes a memristive crossbar as a dynamical platform for a Liquid State Machine (LSM).
Fig. 4.4 describes the architecture of a memristive LSM. On the left, the crossbar structure
provides the basic structure of the liquid, which is composed of two memristive crossbars:
one crossbar represents the synaptic connections from the input buffer to the liquid and
the other denotes the synaptic connections from the liquid to the output layer. Memristive
synaptic weights are randomly initialized with binary weight distributions and only the
synaptic weights of the second crossbar are trained. Excitatory and inhibitory neurons
(LIF neurons) respectively represent positive and negative synaptic potentials. External
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Figure 4.4: Hardware architecture of a Liquid State Machine (LSM). The left figure illus-
trates the memristive crossbar and the connections. The right figure shows the data flow
between units in an LSM. Reprinted from [170].
stimuli from the input buffer are converted into spike trains as input signals. At the output
stage, the analog signals of the operational amplifiers, which carry out the subtraction
operations between excitatory and inhibit currents, are converted into digital signals for
the training unit. On the right of Fig. 4.4, the block diagrams demonstrate the data
flow between different units during the training of the LSM. The LSM, as Soures et al.
observed, was able to perform speech recognition tasks with a high tolerance to noise and
device variations, even in a case of 15% faulty neurons.
Hassan et al. designed a hardware architecture of an echo state network that takes
advantage of memristive double crossbar arrays [76]. Figure 4.5 shows a memristive
crossbar architecture of a 2 × 4 × 1 ESN reservoir computing. As shown in Fig. 4.5a,
the input synapses wi−r connect the two neurons (blue neurons) in the input layer to the
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(a) ESN reservoir. (b) Hardware implementation.
Figure 4.5: 2 × 4 × 1 ESN reservoir computing. (a) The reservoir is constructed with
random connections; (b) the reservoir is implemented with a memristive double arrays
for the input layer and the reservoir. The output layer is also a memristive crossbar.
Matched colors for layers are presented. Reprinted from [76].
Figure 4.6: Training process for memristive crossbar ESN. The reservoir output is trained
using MATLAB code. Reprinted from [76].
four neurons (gray neurons) in the reservoir in a 2 × 4 fully-connected structure. The
reservoir synapses wr−r are the recurrent connections of the neurons in the reservoir. The
output synapses wr−o map the signals to the output layer (green neuron). All synaptic
weights (wi−r,wr−r, and wr−o) are initialized with random values between -1 and 1. Only
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the output weight wr−o is trained. Each synapse is described as the sum of two memristive
conductances, G+ and G−, in a crossbar structure. The dynamical behavior of the reservoir
is illustrated through the reservoir state x(t) and the reservoir output y(t) [76]:
x(t) = f [wi−ru(t) + wr−r x(t − 1)] ,
y(t) = g [wr−ox(t)] ,
where u(t) is the input signal, f () is the nonlinear activation function of the reservoir unit,
and g() the activation function of the output layer.
In Fig. 4.5b, the large crossbar is a double memristive crossbar that implements the
input and the recurrent connections. The bottom crossbar is a 2 × 8 crossbar that repre-
sents synaptic connections from the input layers (2 blue neurons) to the reservoir (4 gray
neurons). The top crossbar (4 × 8) and additional connection wires show the recurrent
connections between neurons within the reservoir. The 4× 2 crossbar contains the synap-
tic weights between the reservoir and the output layer (green neuron). The color codes
of memristive devices at the crossbar junctions designate three different types of weights
(Fig. 4.5a): the input weight wi−r, the reservoir weights wr−r, and the output weight wr−o.
Fig. 4.6 demonstrates the training process of the reservoir. The procedure utilizes
MATLAB to initialize synaptic weights, to process the outputs, and to adjust the output
weights. Hassan et al. observed that the memristive crossbar ESN performed the Mackey-
Glass task with comparative results to those of the software-based ESN. In addition, the
memristive crossbar ESN was tolerant to device and process variations.
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4.2.3 Memristive Reservoirs
While there are many applications of memristive crossbar architectures [8, 95, 102,
104], there are only a few studies that proposed memristive random networks as reservoirs
in reservoir computing architectures [30, 31, 49, 106].
Figure 4.7: Memristive-based reservoir. The reservoir has less than 40 nodes. The output
layer is trained with the Genetic Algorithm (GA). Reprinted from [106].
Kulkarni and Teuscher presented a memristive-based reservoir of fewer than 40 nodes
that performed a recognition of triangular-square patterns and associative memory tasks
[106]. Fig. 4.7 describes the overall architecture of the memristive reservoir. The reser-
voir, the computing unit, was a memristive random network. Electrical signals provided
stimuli to the reservoir through the input layer. Output signals from reservoir nodes
were forwarded to the readout layer, which was trained with a Genetic Algorithm (GA).
The simulation results illustrate the computational power of unstructured memristive net-
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works.
Figure 4.8: 3x3 mesh reservoir with internal nodes. Reprinted from [31].
Instead of a random network, Bürger et al. proposed a regular mesh network of mem-
ristive devices as a reservoir, as shown in Fig. 4.8 [31]. A frequency-modulated signal of
3V was applied to node n2 and output signals were extracted from other nodes. Similar to
the approach of Kulkarni, the readout layer was trained with a GA to detect the modulated
frequency of the input signal. The simulation results affirmed that regular memristive
reservoirs not only performed a detection task but also accepted device variations.
Sillin et al. observed that a physical network of random memristive devices exhibits
a high level of dynamic changes, which is suitable for RC [166]. This random network,
as Sillin et al. showed, carried out the function of a waveform generator, in which higher
harmonics were generated from a 10Hz input signal.
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Figure 4.9: Physical random network of memristive devices. Various silver nanowires
create a self-assembled network with complex interconnections. Reprinted from [166].
4.3 HIERARCHICAL RESERVOIRS
Reservoirs are dynamical systems and their collective states are used to reconstruct
desired outputs. Unlike monolithic reservoirs, whose computing capability are limited to
due to signal interdependence and correlated outputs, the uncorrelated clusters within hi-
erarchical reservoirs enhance dynamic response and, therefore, enable hierarchical reser-
voirs to solve more complex tasks. Here, I will explore available hierarchical structures
and develop basic steps for building hierarchical memcapacitive reservoirs.
4.3.1 Memristive Hierarchical Reservoir
Using the results of simplified networks in [153], Bürger et al. designed a hierarchi-
cal reservoir based on a simple-cycle-reservoir topology (Fig. 4.10b). In the hierarchical
reservoir, each reservoir node was a cluster of a random memristive network. The readout
layer extracted the outputs from cluster nodes and is trained with a linear regression algo-
rithm. The vector W in represented the scaling factors of input signals. The vector W in had
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(a) Random memristive network. (b) Hierarchical reservoir.
Figure 4.10: Memristive and hierarchical reservoirs. (a) Random electrical memristive
network ; (b) each cluster node is a random memristive network. Reprinted from [30].
a fixed value of ν with signs chosen according to Bernoulli distributions. The N × N ma-
trix Wres denoted the connections between cluster nodes. The weight values of the matrix
Wres were randomly assigned using the spectral radius |λ|, the largest absolute eigenvalue
of the weight matrix. At the beginning of each simulation, the memristive devices within
cluster nodes were initialized with random values between 0 and 1.
The simulation results confirmed that the hierarchical reservoir outperformed mono-
lithic networks by at least 20% on waveform generation tasks. For the NARMA-10 task,
the hierarchical reservoir reduced the error by a factor of 2×, whereas single memristive
networks were unable to produce correct results.
4.3.2 Multiple Layer Reservoir Computing
In automatic speech recognition, the Hidden Markov Model (HMM) has been the
forefront acoustic model for state-of-the-art systems that uncover the association between
the acoustic signals and the phonemes in a spoken language. Deep Belief Network [130]
and Long Short-Term Memory recurrent networks [73], for example, have gained great
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Figure 4.11: Multiple-layer reservoir computing. Reprinted from [186].
successes in phoneme recognition, but their training process has been extremely com-
plex. Triefenbach et al. overcame the training complexity of those networks by intro-
ducing multiple-layer reservoir computing, shown in Fig. 4.11. In this architecture, each
reservoir was an echo state network of leaky integrator neurons and its readout layer
was trained with a ridge regression technique. The pre-processing unit converted an in-
put speech waveform into a sequence of acoustic feature vectors. The feature vectors,
in turn, became the inputs to Reservoir 1. The output results of Reservoir 1 were for-
warded to the next reservoir in the pipeline. The decoding unit, implemented with a
bigram phoneme language model, performed a Viterbi search to reconstruct a phonemic
sequence based on the result outputs of the last reservoir. The multiple-layer reservoir,
as the authors concluded, achieved comparable performance to that of state-of-the-art
systems [73, 129, 130, 160].
4.3.3 Deep Reservoir Computing
With efficient learning in temporal domains, RC has provided a suitable platform for
a deep Echo State Network (deepESN) [62,63]. A deep reservoir of ESNs, or a deepESN,
was composed of a stack of multiple nonlinear ESN reservoir layers (Fig. 4.12). The
deep reservoir exploited the advantages of a hierarchical temporal feature representation
at different levels of abstraction while preserving the training efficiency of RC technique.
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Figure 4.12: Architecture of deepESN with NL layers. u(t) is the input signal, W iin is
the input-to-reservoir weight matrix for layer i, Ŵ (i) is the recurrent reservoir weight ma-
trix for layer i, x(i)(t) is the state of the reservoir of layer i, and θ(i) is the weight vector
associated to the unitary input bias for layer i. Reprinted from [62].
The training process of a deep reservoir was similar to the training of a single ESN with
the exception that the readout took into account the state of reservoirs at all layers.
Through the analyses of state dynamics within each layer, Gallicchio et al. estab-
lished criteria to design a stable deep reservoir. Gallicchio et al. also observed that a
higher layer in the stack experienced fewer temporal dynamics compared to a lower one
and contributed less to the dynamics of an overall system. This phenomenon provided a
measure to limit the number of layers within a deep reservoir.
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MEMCAPACITIVE RESERVOIR COMPUTING ARCHITECTURE
As Maass pointed out, reservoir computing architecture is one of the neural-inspired
architectures that portrays the cortical model of a biological brain [121]. A dynamic
system, such as a reservoir in the RC architecture, with short-term memory capacity,
is essential in describing the internal brain states [152]. In this chapter, I propose the
architecture of novel brain-inspired and energy-efficient computing systems that are based
on memcapacitive devices using the RC approach.
5.1 MEMCAPACITIVE RESERVOIR
Figure 5.1 illustrates the architecture of a memcapacitive reservoir, which shows
memcapacitors randomly connected through nanowires. The input signal u(t) is scaled
by the input matrix W in whose values are randomly selected from the set of {−ν,+ν}. The
time-dependent state x(t) of the reservoir is determined by the internal capacitance of
memcapacitive devices at time t. The internal capacitance of memcapacitive devices are
presented as the state matrix Wres(t):
Wres(t) = [mc1(t),mc2(t),mc3(t), · · · ,mcn(t)].
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Figure 5.1: A memcapacitive reservoir network. The reservoir is an electrical network
in which memcapacitors are randomly connected through nanowires. The node voltages
are the time-dependent state x(t) of the reservoir that provide signals to the readout layer.
Wres(t) is the state matrix containing capacitance of memcapacitive devices at time t. Only
the readout layer is trained by a simple algorithm.
The reservoir state x(t) is defined as:
x(t + 1) = f
[
Wres(t)x(t) + W inu(t)
]
,
where f is the transforming function of a reservoir node. The output y(t) at the output
layer is the inner product of the reservoir state x(t) and the output weight matrix Wout:
y(t) = x(t)Wout
In Fig. 5.1, the reservoir is an electrical network of memcapacitors. The time-
dependent state x(t) of the reservoir is electrically determined by the combination of the
device capacitance as the reservoir undergoes a disturbance caused by an input signal u(t).
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Unlike a node in a traditional artificial neural network, which is an artificial neuron,
a node in the memcapacitive reservoir is an electrical node. Its voltage has a similar


























Figure 5.2: Artificial neuron and electrical node. (a) an artificial neuron k performs a
weighted sum on its inputs; (b) an electrical node k performs a summation on its input
voltages.
In Fig. 5.2a, the artificial neuron k performs an operation of a weighted sum, similar to
the operation of a biological neuron. The activation function ϕ() transforms the weighted
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where θk is a bias offset. A common function such as a sigmoidal, hyperbolic, logistic,
or exponential function is often used as an activation function for the artificial neuron.
An electrical node k, shown in Fig. 5.2b, is able to perform an operation similar to the
operation of an artificial neuron. Here, the capacitance of memcapacitive devices plays
60
5.1. MEMCAPACITIVE RESERVOIR
the same role as a synapse. The sum of the total charge at node k is:
qMCk1 + qMCk2 + qMCk3 + · · · + qMCkm = 0
(v1 − vk)ck1 + (v2 − vk)ck2 + (v3 − vk)ck3 + · · · + (vm − vk)ckm = 0






















The total charge at node k is the weighted sum of input voltages and capacitive
synapses (Eq. 5.3). The activation function ϕ(x) converts the total charge into a volt-
age vk as specified in Eq. 5.4. The voltage at the electrical node k, in a certain sense, is
similar to the output of an artificial neuron (Eq. 5.1).
Similar to a traditional neural network, in which artificial neurons are connected
through synapses to form a network, memcapacitive devices are connected to form a
reservoir network. Studies on various network topologies have shown that the struc-
ture of a network influences the dynamic response and the performance of reservoirs




In general, any system with enough dynamics is able to serve as a reservoir [52, 134,
156]. So far, random networks have been a probable platform for reservoirs due to the
simplicity in the fabrication process [29,156]. However, Regular networks such as cross-
bar networks also have had sufficient dynamics to function as reservoirs to perform a
simple task [51, 76].
Although a random structure offers a potential computing substrate in the RC archi-
tecture [181], it does not reflect the real nature of physical [197] and biological neural
networks [12]. Real networks, such as online social networks, cultural networks, and
the internet, often share a common feature, which is called Small-world (SW) property,
involving a degree of interconnection at both local and global level [145].
Various studies have shown that the structure of SW networks describes the neural
connections and the inter-communication lines between different parts of a biological
brain [41, 53, 118]. The SW structure explains the connectivity of nervous systems in
which the combination of highly clustering short connections and a few long connections
enables information to travel through local neighborhoods and an entire network [5]. The
data from Magnetic Resonance Imaging (MRI) scans of healthy and diseased brain states,
for instance, show that the SW structure of the brain provides a high resilience to over-
come neural disease as a result of new and long connections replacing short and damaged
connections [41]. SW networks, as neuroscience suggests, allow a biological brain to bal-
ance competing constraints in order to minimize the cost of information processing and
to maximize the capacity for growth and adaptation [12]. SW networks closely resemble
the topological structure of a brain-inspired computing network.
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5.3 SMALL-WORLD POWER-LAW NETWORKS
(a) 8x4-dimension regular network.
g[p(l), , ,  ]
p(l) = l-α
(b) Small-world power-law network.
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(d) Power-law probability distribution
between nodes.
Figure 5.3: Process of creating a small-world power-law network from a regular network.
The regular grid network (a), which has an uniform probability distribution between nodes
(c), is transformed into a small-power network (b) by rewiring local connections with
global links under the power-law probability distribution (d).
Memcapacitive reservoirs are the Small-World Power-law (SWPL) networks, which
is a subset of the SW networks. Both the SW and SWPL networks are similar in the
sense that they describe the fundamental characteristics of a small-world phenomenon.
The main difference, however, is the formation of a network: an SW network arises from
a regular ring network whereas an SWPL network is formed from a grid network, shown
in Fig. 5.3. In the original SW model [197], nodes in a regular network have a uniform
probability distribution to connect to any other nodes within the network. The uniform
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distribution, as Petermann pointed out, is not realistic since each connection, local or
global, is associated with a cost, such as wire connection, to the system, whose resources
are often limited [145].
(a) (b)
(c) (d)
Figure 5.4: SW power-law networks deriving from the same 8x4 grid network with dif-
ferent network parameters. The parameters for each network: (a) α = 0.4, β = 0.8, γ =
20, δ = 2; (b) α = 1.2, β = 0.56, γ = 10, δ = 4; (c) α = 1.7, β = 0.22, γ = 17, δ = 1; and
(d) α = 2, β = 0.9, γ = 8, δ = 2.
In the SWPL model, the decay power law, q(l) = l−α, governs the formation of a
connection. According to the decay power law, distant nodes have a smaller probability to
form connections compared to nearby nodes for the reason that long or global connections
require more wire lengths than short or local ones. The formation of an SWPL network
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reflects the growth of real networks, including biological neural networks, which tend
to have more short connections than long connections due to their limited resources [12,
171].
Figure 5.3 illustrates a process of constructing a small-world power-law network from
a grid network. The rewiring probability (or randomness factor), β, determines the proba-
bility of replacing local links with global links. The random factor β allows a continuous
interpolation between a fully regular (β = 0.0) to a completely random (β = 1.0) topology.
The decay power-law distribution function, p(l), governs connection probability between
nodes with distance l. The decay exponent or the locality α describes whether it is a
highly-local (α is large) or highly-global (α = 0) connection network. It has been shown
that α < D + 1 (D is the dimension of the regular network) is a necessary condition for
the emergence of an SWPL network during the formation process [145]. In addition, we
modified the SWPL model by adding two extra parameters for flexibility: the percentage
of removed links γ and the number of added links δ. These extra parameters allow de-
riving SWPL networks with optimal power consumption. Depending on various settings
of the network parameters (D, α, β, δ, and γ), different small-world power-law structures




This chapter will describe methods in how to modify memcapacitive models to exhibit
state decay property, to measure the property of reservoirs, to find optimal settings of
reservoir parameters, to verify the performance of reservoirs with common benchmarks,
to select baseline networks for comparison, and to model nanowire connections for power
calculations.
6.1 VOLATILE MEMCAPACITIVE DEVICES
In general, RC requires a reservoir, a dynamic system, that maps an input signal to a
higher dimensional space by means of nonlinear transformations. It is important that the
reservoir in an RC system preserves its fading memory, or its short-term memory, which is
described in Section 3.4.3. An RC system with short-term memory is able to approximate
the same class of inputs to a similar degree of reservoir states. The short-term memory is
attributed to the volatile property of devices.
6.1.1 Modification of Memcapacitive Biolek Model
Currently, both memcapacitive models in my research, the Biolek [23] and Mohamed
[131] models, describe the property of non-volatile devices. I modified the models to
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Figure 6.1: State volatility with the added decay function to the original Biolek model
[23]. At t > 40µs, without an applied signal, the state of the device will decline gradually
over time.
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express state volatility by adding a decay term fd() to state equations. With the decay
term for the Biolek model, the new state equation becomes:
dx
dt
= f (VC) W (x,VC) − fd(x),
where f () is a function characterizing the change of device state and W() is a window
function setting limits on the internal state x. These functions are defined as:
fd(x) =





f (VC) = β (VC − 0.5 ∗ [|VC + Vt| + |VC − Vt|]) ,

 	6.1b
W (x,VC) = θ (VC) ∗ θ (xmax − x) + θ (−VC) ∗ θ (x − xmin) .

 	6.1c
In Equations 6.1, fd(x) is the decay function for x > 0, θ() is the step function that
limits the capacitance of the device to a range of [xmin, xmax], β is a constant rate of change
when |VC | exceeds the threshold voltage Vt, and xmin and xmax are the minimum and maxi-
mum capacitance values of the device. The setting of the constants a, b, and c in the decay
function (Equation 6.1a) determines the decay rate of the device state.
Figure 6.1 demonstrates the state volatility with the decay function fd(). Positive input
pulses increased the internal state of the device whereas negative input pulses decreased
the state. Without an applied signal, the internal state gradually returned to a reset state.
6.1.2 Modification of Memcapacitive Mohamed Model
The Mohamed model [131] has two state variables that characterize the memcapac-
itive behavior of a physical metal-dioxide device: the filament gap x(t) between metal
layers and the cross sectional area of the filament growth m(t). Similar to the approach
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to the Biolek model, the state decay functions fgx() and fmd(), as extra terms, were added
to the state equations of x(t) and m(t), respectively. The filament gap x(t) and the cross
sectional area m(t) are reciprocal in their response: x(t) increases while m(t) decreases
and vice versa. The new state equation for the filament gap is defined as follows:
dx
dt
= gx(it, t)hx(x, it, t) + fgx(x),
where gx(it, t) is the function that describes the behavior of the filament gap x, the window
function hx(x, it, t) limits the filament gap in the interval [xmin, xmax], and fgx(x) is the decay
function. These functions are defined as:
fgx(x) =


























In Equation 6.2, ax, bx,, and cx are the growth coefficients determining how the fila-
ment gap between two metal layers x(t) increases over time. Other constants are explained
in Section 3.2.2.
Similarly a decay function fdm() was added to the cross sectional area m(t) and the
new state equation becomes:
dm
dt
= gm(it, t)hm(m, it, t) − fdm(m),
where gm(it, t) and hm(m, it, t) are the behavioral and windows functions that characterize
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the response of the filament and set the growth limits, and fdm(m) is the decay function.
These functions are defined as follows:
fdm(m) =










∗ fwm(m, it, t)
















In Equation 6.3, am, bm,, and cm are the decay constants determining the decay rate
of the cross sectional area filament m(t) over time. Other coefficients are described in
Section 3.2.2.













(a) Volatility of the filament gap x(t).













(b) Volatility of the filament cross sectional area m(t).
Figure 6.2: State volatility of the modified Mohamed model. (a) Without an applied
signal, when t > 1.7s, the filament declines steadily over time and the filament gap x(t)
returns to xmax.; (b) Without any stimulus, the cross sectional area m(t) of the filament
declines over time.
Figure 6.2a portrays the filament gap x(t) with the added growth function. Positive
pulses stimulated the growth of the filament and, therefore, decreased the filament gap.
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Negative pulses, on the other hand, removed ion deposits on the filament and increased
the filament gap. Without an applied pulse, the filament steadily declined over time and
the filament gap x(t) returned to xmax. The volatility of the cross sectional area m(t) is
shown in Figure 6.2b. When the input signal was off (t > 1.7s), the cross sectional area
m(t) gradually decayed to a reset value mmin.













Figure 6.3: Volatile device capacitance.
For the Mohamed model, the dynamic change in both the filament gap x(t) and its
cross sectional area m(t) constitutes the internal capacitance of the device, which follows
the mathematical relationships:

















where εgap is the gap permittivity, εoxide is the oxide permittivity, A is the cross section
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area of metal layers, and d1 and d2 are the gap thickness and the oxide thickness.
The plot of the device capacitance in Figure 6.3 shows that the changes in the filament
gap x(t) and its cross sectional area m(t) contributed to the device capacitance. Posi-
tive input pulses increased the capacitance whereas the device decreased its capacitance
with negative pulses. Without applied pulses, the capacitance of the device capacitance
gradually returned to a reset value.
6.1.3 Summary of Device Models
Although various memristive models are introduced in the current literature, only two
memristive models, Chang and Oblea, were chosen due to their stability and robustness
when they are connected in large-scale networks. The simulation results from the mem-
ristive devices were used as references to evaluate the results from the memcapacitive
devices. The physical characteristics of devices are shown in Table 6.1.
Table 6.1: Physical Characteristics of Mem-devices
Model Device Type Volatile
Values at w
wmax wmin
Biolek [22] † * memcapacitor Yes 100pF 1pF
Mohamed [131] † S iT iO3/Ti memcapacitor Yes 6.5nF 1nF
Chang [94] Ag/S i memristor Yes 11kΩ 700Ω
Oblea [138] Ge2S e3/Ag memristor No 12kΩ 720Ω
† These models describe the behavior of non-volatile devices and were modified to
exhibit a state volatility, the essential property in reservoir computing.
* This model is not based on a physical device.
6.2 RESERVOIR PROPERTY MEASUREMENTS
The computational capability of a reservoir is based on two essential properties: the
fading memory and the separation property [87, 121].
72
6.2. RESERVOIR PROPERTY MEASUREMENTS
6.2.1 Fading Memory
Fading memory allows the reservoir to map similar input signals of a finite length to
similar internal states, independent of its initial states. For a mem-device reservoir, the
fading effect depends on the internal decay state of each device that contributes to the fad-
ing memory of the reservoir as a whole system. Both the Biolek and the Mohamed models
were modified with specific decay functions to express the state volatility (Sections 6.1.1
and 6.1.2). Here, I represent a general state equation for both models that has a decay
term fd(x) as a negative quantity:
dx
dt
= f (x, v, t) + fd(x),

 	6.4
where v is the applied voltage, x is the internal state of the device, and the behavior
function f () determines the change of the internal state x.
6.2.2 Separation
The separation property describes the ability of a reservoir to separate different input
signals through its internal states. The separation property ensures that two different input
signals u(t) and v(t), for example, are mapped onto two distinctive internal states xu(t) and
xv(t) of a reservoir so that an output layer is able to classify them correctly. Previous stud-
ies have shown that computational performance was improved with a higher measurement
of the separation property for a binary echo state network when the average connectiv-
ity (in-degree) of the network is small [33]. In my experiments, I used the approach by
Gibbons in measuring the separation property of memcapacitive reservoirs. Gibbons pro-
posed that the separation property of a reservoir is determined by measuring the average
Euclidean distance between its internal states [66]. The input signals from similar classes
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produce a small Euclidean distance whereas the input signals from different classes gen-
erate a larger Euclidean distance. Input signals from the same class generate a K set of







The separation measurement of a reservoir, S epx(t), is based on the different class






















where N is the number of different classes.
6.2.3 Kernel Quality
The kernel quality, which was introduced in [112], measures the linear separation
property of a reservoir. The linear separation describes how a reservoir disassociates
different input patterns, independent of a target output. Similar to the separation metric,
the kernel quality is based on a set of n reservoir states generated by m different input
stimuli. All reservoir states are collected into a matrix M with the size n × m. In this
matrix M, each column is a state vector corresponding to a particular input. The rank
r of this state matrix M is the measurement of the reservoir’s computational power. A
reservoir has the highest computational power when the matrix M has a maximum rank
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or r = m. In this case, each column in the matrix M is not a linear combination of other
columns. In general, a reservoir with a higher rank matrix of its reservoir states has a
better kernel quality for separating input patterns.
6.2.4 Lyapunov Exponent
The Lyapunov exponent estimates the dynamic state of a reservoir. If the Lyapunov
exponent is positive, the system experiences a chaotic behavior where small changes in in-
put signals result in large changes in the reservoir states. A negative value of the Lyapunov
exponent, on the other hand, leads to a stable state network where the system converges
onto an attractor in responding to input stimuli. It has been shown that optimal perfor-
mance occurred near the edge of the reservoir’s chaotic state [18,42,112]. The Lyapunov






‖x j(t) − x ĵ(t)‖





where N is the number of input signals, u j(t) and x j(t) are the input vector and the reservoir
state respectively, u ĵ(t) is the nearest neighbor to u j(t) that causes a disturbance state x ĵ(t),
and k is a scaling constant. In my experiments, k was set to 1 for simplifying calculations,
similar to the approach in [105].
6.3 GENETIC ALGORITHM
Finding optimal structures of reservoirs that yield the highest performance with the
lowest power consumption involves an iterative process of fine-tuning reservoir parame-
ters, such as α, β, δ, and γ. This process, which is time-consuming and task-dependent, is
extremely difficult for a manual process. Here, I use the particle swarm algorithm to carry
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out the optimizing task. Particle swarm algorithm is robust and capable of addressing
efficiently various large-scale science and engineering optimization problems compared
to traditional genetic technique [38]. Particle swarm algorithm, which is a variant of a
swarm intelligence approach that describes the collective behavior of natural and bio-
logical systems such as ant colonies, bird flocking, animal herding, or bacterial growth,
is an optimization technique to find a global maximum as a point or surface in an n-
dimensional space [146]. In my experiments, the global maximum is the point where
reservoirs achieve optimal performance in terms of high classification correction and low
power consumption. The particle swarm algorithm randomly selects reservoir parameters
within range limits and refines them until the global maximum is found. The range limits
are based on experimental results. Due to the stochastic nature in forming the network
structures, fifty instances of reservoirs with similar parameters are simulated to obtain
average results for each iteration.
6.4 BENCHMARKS AND VALIDATION
6.4.1 NARMA-10 as a Time-series Task
Nonlinear Auto-Regressive Moving Average (NARMA) is a discrete-time temporal
task with a 10th order. NARMA is often used to evaluate the memory capacity and the
computational power of recurrent networks [200, 201]. The NARMA task is also a com-
mon measure to quantify the dynamical response of an RC network with various reservoir
implementations [10, 30, 46]. The NARMA-10 time series is given by:
y(t) = α y(t − 1) + β y(t − 1)
n∑
i=1
y(t − 1) + γ u(t − n)u(t − 1) + δ,
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where n = 10, α = 0.3, β = 0.05, γ = 1.5, and δ = 0.1. The input u(t) is taken from
a uniform distribution in the interval [0.0, 0.5]. The NARMA task is a challenge to any
computational system due to the nonlinear dependence of input lagging time. Calculating
the task is trivial if a system is capable of retaining the memory of both the inputs and
outputs of up to 10 previous time steps. Three different types of reservoirs - the state-
of-the-art ESN, memristive, and memcapacitive reservoirs - were set up to perform the
NARMA task and their performances were compared.
6.4.2 Isolated Spoken Digits as a Temporal Task
The spoken digit recognition is widely used as a benchmark for reservoir computing
systems [109,177]. The benchmark TI-46 digit corpus is often used for isolated-word au-
tomatic speech recognition. Due to the license issue of using TI-46 digit corpus, I utilize a
non-license digit dataset to verify the functionality of reservoirs. This dataset, created by
Jackson [85], contains the recordings of spoken digits in wave file formats at 8kHz. The
silences at the beginning and end of each digit recording were trimmed. The dataset has
1,500 recordings of digits 0 to 9 from various English speakers. The dataset was divided
into two non-overlapping sets, 1,000 digits for training and 500 digits for testing. The
recordings of spoken digits were translated into input vectors of Mel-frequency cepstral
coefficients, a common pre-processing technique for a speech recognition task [2,27,170].
Each recording segment of a digit was divided into 3:4:3 ratio regions with 13 Mel fre-
quency cepstral features for each region [44]. In addition, each region was calculated for
its delta and delta-delta coefficients in order to capture all features, and the final result is
a 117-coefficient vector. The coefficient vectors were translated into input voltages and
scaled to a range of [−ν, ν] to avoid overstimulating reservoirs.
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6.4.3 MNIST Recognition as a Spatial Task
Mixed National Institute of Standards and Technology (MNIST) patterns are a com-
mon benchmark to evaluate the performance of various brain-inspired networks [51, 110,
180, 181]. The dataset is a collection of handwritten digits from various people. The
handwritten digits are normalized to fit into 28× 28 pixel images of grayscale levels. The
dataset is divided into two non-overlap subsets: 60,000 train images and 10,000 test im-
ages. Images were flattened into 784-pixel vectors as inputs to reservoirs for training and
testing. The amplitudes of the pixel vectors were scaled to a range of [0, ν] to avoid an
















Figure 6.4: Converting pixel images into input vectors. Each input vector ~xk contains
pixel values of a m × n image. Pixel images as spatial information are applied to the
reservoir in a temporal process from t0 → tk.
Although reservoirs with memristive devices can accept DC inputs as pixel values,
memcapacitive reservoirs do not respond to DC inputs due to their capacitive nature.
From an electrical standpoint, the memcapacitive reservoirs are just the electric circuits
with capacitive devices that do not allow DC signals to pass through. Consequently, the
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pixel values as DC values are converted into AC signals. The converting process of the
pixel values is depicted in Figure 6.4.
Assume that an image k (m × n) is represented by a pixel vector ~xk. The pixel vector
~xk contains pixel values of {x0, x1, x2, ..., xi} and is applied to a reservoir for training or
testing at a constant interval ∆t (∆t = tk+1 − tk). Inputs to the reservoir will be streams of
values that occur after each ∆t as follows:
v0(t) = {x0(t0), x0(t1), x0(t2), . . . , x0(tk)} ,
v1(t) = {x1(t0), x1(t1), x1(t2), . . . , x1(tk)} ,
v2(t) = {x2(t0), x2(t1), x2(t2), . . . , x2(tk)} ,
...
vi(t) = {xi(t0), xi(t1), xi(t2), . . . , xi(tk)} .
Consequently, an input stream to the reservoir is expressed as a time function fi(t):
fi(t) = vi(t) = xi(t) with t = k∆t, k ∈ {0, 1, 2, 3, . . . , l},

 	6.7
where ∆t = tk+1 − tk and l is the total number of images for training or testing.
Equation 6.7 describes how pixel images are converted into non-DC inputs for training
and testing the reservoir. The amplitudes of pixel vectors are normalized to a range of
[0, ν] to ensure that memcapacitive devices within a reservoir are not overstimulated or
under-stimulated. Only subsets of training and testing sets, 1,000 training digits and 400
testing digits, are selected due to the simulation time of large reservoirs. Experiment
results show that a higher number of training and testing images than those in the selected
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sets does not significantly improve the performance of reservoirs.
6.4.4 CIFAR-10 Recognition as a Complex Spatial Task
CIFAR-10 is a dataset collection of 60,000 color images with a size of 32×32 pix-
els. The images are categorized into 10 classes of objects: airplane, automobile, bird,
cat, deer, dog, frog, horse, ship, and truck. The dataset is divided into 50,000 images for
training and 10,000 images for testing. Classifying objects in the CIFAR-10 dataset is par-
ticularly challenging for brain-inspired networks due to the complexity of image features
represented by color intensity. The CIFAR-10 is a common benchmark for reservoirs,
convolution neural networks, and deep networks [34, 65, 111].
(a) A CIFAR-10 image. (b) An equivalent grayscale image.
Figure 6.5: An example of a CIFAR-10 image. A CIFAR-10 color image (a) is converted
into a grayscale image (b) for dimension reduction. The original color image (a) has a
high dimension of 32 × 32 × 3 whereas the grayscale image has a lower dimension of
32 × 32.
The CIFAR-10 color images are represented in Red-Green-Blue (RGB) format, which
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has a high dimension of 32 × 32 × 3. Such color images require a large reservoir for
the training and testing process, which, in turn, demands a longer simulation time. Con-
verting color images into grayscale images is an alternative to reduce image dimension.
Preprocessing color images into grayscale images is one of the common techniques for
dimension reduction in training and testing neural networks [151]. An example of im-
age dimension reduction is shown in Fig. 6.5. After a dimension reduction process, the
original color image (Fig. 6.5a), which has a high dimension of 32 × 32 × 3, becomes an
equivalent grayscale image (Fig. 6.5b) with a lower dimension of 32 × 32.
Grayscale images are translated into pixel-value vectors, which are normalized to a
range of [0, ν] to ensure that reservoirs are not overstimulated or under-stimulated. Similar
to the MNIST dataset, only subsets of training and testing sets, 1,000 training digits and
400 testing digits, are selected due to the simulation time of large reservoirs. Selecting
a higher number of training and testing images than those in the selected sets does not
significantly improve the performance of reservoirs, reflected in experiment results.
6.5 BASELINE REFERENCE NETWORKS
Echo State Network (ESN) is a traditional fully connected network, developed by
Jaeger [89], that has been adopted as a general framework for various neural networks
[123] and reservoir computing approaches [20]. In my work, ESN was selected as a
baseline network for comparisons with the results of mem-device reservoirs. In addition,
a modified ESN was also employed as a reference for comparison. This modified ESN
is called Small-world Power-law Echo State Network (SPESN). In the SPESN, the fully
connected random topology was replaced with a small-world power-law structure and the
hyperbolic tangent function was the transfer function at the output of each node. The
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spectral radius of the SPESN was set to 0.9 with a scaling input of 1.0 in order to avoid a
chaotic response [87].
6.6 NANO WIRE MODEL AND POWER CALCULATION
As shown in Fig. 5.1, each memcapacitive device was connected to nodes through
nanowires. The nanowire resistance was modeled as a resistor Rnw, whose resistance is
approximately 5Ω/µm [161]. In order to simplify the calculations of nanowire resistance,
memcapacitive devices were assumed to have a uniform length of 10nm [50] and the
nanowire length ln was the Euclidean distance between nodes after subtracting the device
length. The total nanowire resistance with a Euclidean distance lnw is: Rnw = lnw∗5Ω/1µm.
The nanowire resistor Rnw and the memcapacitor Cm form an RC circuit whose tran-
sient response in a charging phase is:
vCm(t) = vin + (Vo − vin)e
−t
RnwCm





















where vin is the node voltage at the time step n, Vo is the initial voltage in the capacitor Cm
at the time step n−1, Cm is the capacitance of the memcapacitor at the time step n, Pnw(n)
is the dissipated power consumed by the nanowire resistor Rnw, and ∆t is the duration of
a time step.
At each time step, the dissipated power in each nanowire was calculated with Eq.
6.8 using the capacitance of the device at the time step n. The calculation is a close
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approximation of actual power dissipated in each nanowire at each time step. The total
power dissipated in nanowires is the sum of calculated power over all time steps.
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NETWORK DYNAMICS IN MEMCAPACITIVE RESERVOIR COMPUTING
The aim of Chapter 7 is to attempt to address the RC questions Q1 and Q2 (Chap-
ter 2) by exploring the memcapacitive network dynamics in RC. Previous works have
shown that random memristive networks can be used as reservoirs in reservoir comput-
ing [11, 166, 173]. The random memristive networks exhibit both nonlinear dynamics
and memory capability, which are the fundamental characteristics of a reservoir. Fur-
thermore, simulation results from other studies underlined that memristive reservoirs
not only are possible but also capable of performing simple [49, 51] as well as com-
plex tasks [29–32, 106]. A memristive device, by its nature, is a resistor that dissipates
power and limits how far memristive reservoirs are able to reduce their power consump-
tion. This is where memcapacitors, new mem-devices [22, 131], are promising. In this
chapter, I will investigate the characteristics of memcapacitive reservoirs in several areas:
the fading memory effect of the networks, the influence of topological structure on the
power consumption of reservoirs, the property of small-world power-law structures, the
dynamic response of mixed mem-device reservoirs, the behavior of spiking reservoirs,
and the impact of device faults and variations on the performance of reservoirs.
84
7.1. FADING MEMORY EFFECT
7.1 FADING MEMORY EFFECT
The volatile effect of a memcapacitive device is guaranteed by the decay term fd() in
Eq. 6.4. It is not clear, however, whether or not a reservoir as a collective and nonlinear
network of memcapacitive devices expresses a fading memory effect. Here, I investigated
the fading phenomenon of memcapacitive reservoirs at the device level and at the system
level. The simulation results will address research question 1.1 (See Section 2.1).
Table 7.1: Device State Parameters
Device Model
Reservoir Decay Ts Scaling Factors †
Type θ (µs) State S t
Biolek [22] Memcapacitive 3.00 1.0 S t
Mohamed [131] Memcapacitive 3.00 1.0 S/1e4 + 0.65451 1.0
Chang [94] Memristive 1.13 1.0 S/1e2 + 0.486 1.0
Oblea [138] Memristive 0.15 0.1 S/2e1 + 0.449 t / 10.0
SPESN Software - - S/5e1 t * 10.0
† The scaling factors for device states shown in Fig. 7.1a. Since the device state and the
response time are sensitive to the physical property of a mem-device, they are scaled so
that the device state response of mem-devices can fit into a single display.
Four random spoken digits were selected as inputs to simulate the fading memory
effect of five reservoirs: Biolek, Mohamed, Chang, Oblea, and SPESN. The parameters
of the reservoirs are as follows: α = 1.02, β = 0.71, δ = 0.0, and γ = 0.0. The decay
factor and the time step were device-dependent and the settings are shown in Table 7.1.
To maintain a consistent response, all reservoirs had the same initial states. Four 117-
coefficient vectors as the input signals were scaled to an input range of [−ν, ν] with ν = 8.0
to provide enough stimuli to the reservoirs. Each coefficient was translated into a pulse
of 400-time steps, which is a common technique to test the fading memory of a reservoir
[52]. The input signals were active for 400-time steps and inactive for 1,000-time steps.
Since the response time depends on the physical property of a mem-device, the inactive
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state of the input signals (1,000-time steps) was long enough to illustrate the fading effect
of all devices.
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(a) Fading memory at the device level.
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(b) Fading memory at the system level.
Figure 7.1: Fading memory of mem-device reservoirs. The settings of reservoir param-
eters were: α = 1.02, β = 0.71, δ = 0.0, and γ = 0.0; (a) Vin2, one of 117 input
pulses, shows the time intervals where the inputs were active [0.0ms, 0.4ms] and inac-
tive [0.4ms, 1.4ms]. Since the internal states and the response time are device-dependent,
the measurements of the device states and the response time were scaled to fit into a sin-
gle display for a comparison. The scaling factors of device states and times are in Table
7.1. All device states were displayed with time measurements in ms, except the SPESN
whose states were shown with respect to the number of time steps; (b) the plots of the
Euclidean distance of the Chang, Mohamed, Oblea and SPESN reservoirs were shifted
downward for clarity. For the SPESN reservoir, the unit for x-axis is the number of time
steps (×1e9). The vertical line is where the Euclidean distances of the reservoir states
were approaching a cyclic steady state, indicating that the initial states of mem-devices
no longer had any effect on the reservoir states.
The corresponding average device states are shown in Fig. 7.1a when the reservoirs
were simulated with four input coefficient vectors. Since the internal state and the re-
sponse time are unique for each device, the measurements of the device states and their
response time were scaled to fit into a single display for clarity. The scaling factors are
indicated in Table 7.1. The input signals were active in [0.0ms, 0.4ms] and inactive in
[0.4ms, 1.4ms], indicated by Vin2 as an example of the 117 input pulses. During the
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time interval [0.0ms, 0.4ms], the internal states of mem-devices within the reservoirs con-
verged to a certain state. Once the input signals were off (t ≥ 0.4ms), the internal states of
mem-devices gradually declined over time to a reset state, except the Oblea devices whose
internal states remained unchanged. The response of the Oblea reservoir is due to the fact
that the Oblea device is a non-volatile device, indicated in Table 6.1. The gradual decay
of internal states without active input signals characterizes the fading memory effect of
the reservoirs at a device level. Without applied signals, the reservoir state, constituted by
the device states, gradually returns to a reset state.
Next, mem-device reservoirs were investigated to see how they exhibited the fading
memory effect at a system level by calculating the Euclidean distance between the tra-
jectories of the reservoir states for the same input conditions but different initial states
of reservoir devices. Calculating the Euclidean distance between state trajectories is a
common approach to understanding the dynamic property of a reservoir [190]. At a time
t, the Euclidean distance du,v(t) between the trajectories of two reservoir states U(t) and




[ui(t) − vi(t)]2 ,
where ui(t) and vi(t) are the reservoir states (node voltages) at time t and N is the number
of the reservoir nodes.
Each input signal was a series of twenty similar sequences and each sequence was a
combination of ten random sounds of the same class digit. Each reservoir was simulated
for 100-time steps and the reservoir states were collected at each time step. The input
sequence and the simulated time steps are sufficient to illustrate the fading effect of the
reservoirs. The Euclidean distance was calculated using the reservoir states of the same
reservoirs at two different runs with different initial states. All reservoirs had similar
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network parameters α, β, δ, and γ. The duration of the time step, however, was adjusted
to smaller values in order to capture the cyclic states of the reservoirs.
Table 7.3: Time Step Settings for Reservoir State
Device Model
Reservoir Time Step Time Scale †
Type (ns) ×1e7
Biolek [22] Memcapacitive 1.0 100.0
Mohamed [131] Memcapacitive 10.0 10.0
Chang [94] Memristive 100.0 1.0
Oblea [138] Memristive 100.0 1.0
† Time scaling factors are used to fit all Euclidean distance plots in a single display for
clarity, as shown in Fig. 7.1b.
Figure 7.1b presents the Euclidean distances of reservoir states when the reservoirs
were simulated using the isolated spoken digit 3. The plots of the Euclidean distances of
the Chang, Mohamed, Oblea and SPESN reservoirs were shifted downward for clarity.
The vertical line at t = 5ns illustrates the time when the Euclidean distances of the reser-
voir states were approaching a cyclic steady state. The cyclic steady-state phenomenon
suggests that the information contained in the initial conditions of the reservoir states is
no longer relevant and that the fading memory effect took place at a system level.
7.2 INFLUENCE OF TOPOLOGICAL STRUCTURE ON POWER CONSUMP-
TION
Studies have shown that both the random and regular structures provide sufficient dy-
namics for reservoirs to perform tasks [29, 51] although the random topology is a prefer-
able option for reservoirs due to the simple process in fabrication [49]. Is it possible to
find a network topology where mem-device reservoirs achieve comparable performance
to other reservoirs while reducing the power consumption? This is research question 1.2.
As mentioned in Sections 1.2 and 5.2, SW network structures reflect the nature of physical
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networks [197] and closely resemble the neural structure of a biological brain [53, 172].
Here, I want to explore whether the SW topology can offer a solution.
Five network types were selected as the structures for reservoirs in my experiments:
ESN is a software reservoir used as a reference for comparison, regular topology based
on a 2D-grid structure, randomly connected networks using Erdös-Rényi’s approach [56],
SW organized network [197], and SWPL topology. The reservoirs were trained and tested
with three benchmarks – NARMA10, Isolated spoken digits, and MNIST (See Section
6.4)– for their performances in root-mean-square errors and accuracy classifications. The
inputs, outputs, and the time step Ts were task-specific and depended on the sensitivity of
the devices. The settings of these parameters are shown in Table 7.5.
Table 7.5: Input and Output Settings for Reservoirs.
Device Model Type†
NARMA-10 Spoken Digits MNIST





ESN - 3 9 117 69 - 784 1281 -
Biolek [22] MC 3 9 117 69 7.23 784 166 12.35
Mohamed [131] MC 18 4 117 87 76.68 784 198 54.21
Chang [94] MR 5 3 117 105 397.23 784 186 122.23
Oblea [138] MR 6 2 117 49 123.59 784 165 80.82
† MC denotes memcapacitive reservoirs and MR is memristive reservoirs.
The inputs, outputs, and time step Ts were set accordingly to the tasks and the sensitivity
of the devices.
Figure 7.2 displays the simulation results of topological reservoirs on different tasks.
The horizontal blue dashed line is the baseline, which is based on the performances of
the ESNs, for comparisons. The horizontal green dashed line is the power reference line
that is based on the power performances of SWPL reservoirs. The simulation results of
the Biolek memcapacitive reservoirs and the Chang memristive reservoirs show that the
performances of the reservoirs are independent of device implementation.
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(c) Biolek Spoken Digits.

































(d) Chang Spoken Digits.


































































Figure 7.2: Performance of mem-device reservoirs for different tasks and network topolo-
gies. The performance of the ESNs (blue dashed line) and the power consumption of
SWPL reservoirs (green dashed line) are the baselines for comparisons. The results sug-
gest that selecting an appropriate topology for the reservoirs, such as regular or SWPL
topology, will reduce power consumption without sacrificing their performance.
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In Figure 7.2, the regular and SWPL reservoirs achieved comparable performances to
ESN reservoirs for all three tasks (the blue dashed lines). Furthermore, one can observe
that both the regular and SWPL reservoirs maintain their comparable performances with
few mem-devices. As a result, compared to the other reservoirs (green dashed green
lines), both the regular and SWPL reservoirs reduced power consumption by an average
factor of 28×, and 31×, respectively. Compared to the regular reservoirs, the SWPL
reservoirs, on average, consumed less power by a factor of 1.2×.
7.3 PROPERTY OF SMALL-WORLD POWER-LAW NETWORKS
The results in Section 7.2 showed that the SWPL reservoirs consumed less power than
the regular reservoirs by a factor of 1.2×. Is it possible to find a network topology that lies
between a regular to a random topology to further reduce the power consumption without
sacrificing reservoir performance? This is the goal of research question 1.3 (See Section
2.1).
As shown in Section 5.3, the characteristics of SWPL structures emerge with different
settings for D, α, β, δ, and γ, particularly the probability of rewiring or the randomness β
and the locality α. In this section, I investigated how the dynamical response of mem-
device reservoirs changes when the randomness β and the locality α.
Due to the stochastic process of forming SWPL network reservoirs from grid net-
works, for each combination of α and β, twenty instances of a mem-device reservoir with
the similar settings of network parameters were simulated and then the results were av-
eraged. The cost of different topological networks was considered by determining the
wiring cost of each network topology that is associated with the nanowire resistance Rnw
and the dissipated power Pnw.
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Table 7.7: Input Scaling Factors for Simulation Sweeps
Device Model
Reservoir Wout Scaling Input Factor ν ‡
Type (O) Spoken Digits MNIST
Biolek [22] Memcapacitive 69 0.118 1.774
Mohamed [131] Memcapacitive 69 1.382 1.262
Chang [94] Memristive 69 1.630 0.935
Oblea [138] Memristive 69 0.466 0.257
SPESN † Software N − Inputs − 3 0.118 1.774
† The number of trained weights for the output layer was set accordingly to the reservoir
nodes N for SPESN reservoirs in order to avoid overfitting [116].
‡ Scaling input signals prevents the over-stimulated or under-stimulated conditions of
the reservoirs due to device input sensitivity.
From the isolated spoken digits and MNIST datasets, ten classes of digits, zero to
nine, were selected as input signals to measure the dissimilar class distance Cd(t) of mem-
device reservoirs. Each class had 145 inputs of the same digits to measure the similar class
variance Cv(t). The separation property of the reservoirs was calculated from the dissim-
ilar class distance and the similar class variance defined in Eq. 6.5. The estimation of
Lyapunov exponents (Eq. 6.6) was based on 8 input signals whose sequence was com-
posed of fifty randomly selected digits. The digit wave files and images were converted
into input vectors. The input vectors, in turn, were translated into electrical voltages with
a scaling range of [−ν, ν] to provide stimuli to the reservoirs. The reservoirs were sim-
ulated with three sweep types: reservoir-node sweep, randomness β sweep, and locality
α sweep. Since the primary focus was the dynamical responses of reservoirs under the
influence of randomness, β, and locality, α, the removed links γ and the added links δ
were set to zero.
The range of the locality α is [0.0, 2.4] and the range of the randomness β is [0.0, 1.0].
Both α and β were set to 1.2 and 0.5, the midpoints of the intervals, for the reservoir node
sweep. The scaling factor ν of input signals, specified in Table 7.7, was set accordingly to
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the input sensitivity of the devices to prevent an overstimulated behavior of the reservoirs.
In order to avoid overfitting, the number of trained weights for the SPESN reservoirs was
set accordingly to the reservoir nodes N: O = N − Inputs − 3. As Lukoševičius pointed
out, for an ESN a sufficient number of trained weights with the regularization approach
prevents the output layer from over-fitting the input data during the training phase [116].
All reservoirs were trained and tested for their classification performances. In addition,
the reservoir states were collected for the measurements of the separation property and
the estimation of Lyapunov exponents.
The simulation results of the node sweep are shown in Fig. 7.3. The classification
performance of the SPESN reservoir on the MNIST dataset (Fig. 7.3f ) declined with
an increasing number of reservoir nodes. Study showed that a large number of trained
weights for the readout layer of an ESN could escalate a slight deviation of the output from
the expected value in subsequent time steps whereas an insufficient number of trained
weights could prevent the readout layer to characterize the dynamics of reservoirs [116].
In my simulations, I selected experimentally the trained weights for the SPESN readout
layer as specified in Table 7.7. The trained weights were not sufficient, which resulted in a
decline in the performance. Finding the optimal number of trained weights for large-scale
SPESN reservoirs is subject of further research.
As shown in Figs. 7.3c and 7.3d, the mem-device reservoirs display a similar pattern
of the Lyapunov estimations where the estimations increased with a larger reservoir. For
the spoken digit task, however, the SPESN reservoirs exhibited a different response in
which the Lyapunov exponent estimations started to decline when the reservoir nodes
were more than 400 nodes (Fig. 7.3c). This phenomenon was reflected in the decline of
the performance when the performance of the reservoirs reached a plateau at 400 nodes
and slightly decreased after that point (Fig. 7.3e). Our simulation results for the SPESN
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(a) S epx (Spoken Digits).



















(b) S epx (MNIST).


























(c) Lyapunov Exp. λ (Spoken Digits).


























(d) Lyapunov Exp. λ (MNIST).























(e) Classification (Spoken Digits).























Figure 7.3: Dynamic measurements and classifications of reservoirs (α = 1.2 and β =
0.5). Reservoirs were simulated using Spoken digit dataset (a, c, and e) and MNIST
dataset (b, d, and f). The Lyapunov exponent estimations show a consistent pattern and
provide a useful metric to predict the mem-device reservoir performance.
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reservoirs with the spoken digit task coincided with the findings in another study where
increasing the size of an ESN did not improve its performance [211].
The separation measurements on both tasks did not produce a consistent pattern that
can be correlated with the reservoir performance (Figs. 7.3a and 7.3e, 7.3b and 7.3f). The
Lyapunov exponent estimations, on the other hand, illustrate a positive correlation with
the reservoir performance, in which the reservoirs with higher estimations of Lyapunov
exponent achieved higher performance. This phenomenon is also observed in the work of
Chrol-Cannon and Jin where the performance was positively correlated to the Lyapunov
exponent estimations of an ESN [42]. In fact, the Lyapunov exponent has been used as a
metric to quantify the computational dynamics of a recurrent neural network [24]. I will
use the estimations of Lyapunov exponents as a metric to measure the dynamic response
of mem-device reservoirs.
Figure 7.4 shows the simulation results of the randomness sweep (β) from a regular
topology (β = 0.0) to a completely random structure (β = 1.0). Three reservoir types were
simulated: highly global-connection type (α = 0.0), SWPL connection type (α = 1.2),
and highly local-connection type (α = 2.4). Both reservoirs, the Biolek memcapacitive
and the Chang memristive reservoirs, had a similar response for the estimations of Lya-
punov exponents (Figs. 7.4a and 7.4b) where the estimations declined with a higher level
of randomness β. It means that the chaotic nature of the reservoirs decreased with a higher
number of random connections. This phenomenon was also observed in the formation of
SW networks from ring networks in which the chaotic nature of the SW networks de-
creased with a high level of randomness [208].
The classification performances (Figs. 7.4c and 7.4d) were about 88% for the Biolek
reservoirs and 90% for the Chang reservoirs. The Chang reservoirs, however, experienced
a higher level of variations between 0.2 and 1.0 of the randomness β. The highly local
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α = 0.0 (Global)
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α = 2.4 (Local)
(a) Biolek λ.























α = 0.0 (Global)
α = 1.2 (SWPL)
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(b) Chang λ.

















α = 0.0 (Global)
α = 1.2 (SWPL)
α = 2.4 (Local)
(c) Biolek Classification.















α = 0.0 (Global)
α = 1.2 (SWPL)
α = 2.4 (Local)
(d) Chang Classification.

















α = 0.0 (Global)
α = 1.2 (SWPL)
α = 2.4 (Local)
(e) Biolek Pnw.














α = 0.0 (Global)
α = 1.2 (SWPL)
α = 2.4 (Local)
(f) Chang Pnw.
Figure 7.4: Lyapunov exponent estimation, classifications, and wire dissipated powers of
reservoirs for the β sweep. The Biolek reservoirs were a memcapacitive type whereas the
Chang reservoirs were a memristive type. Reservoirs were simulated with three topo-
logical types: highly global (α = 0.0), small-world power-law (α = 1.2), and highly
local (α = 2.4). The change in β does not affect the performance of the reservoirs but
contributes linearly to the dissipated power in nanowires.
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reservoirs (α = 2.4) in both cases, moreover, had more performance variations compared
to the highly-global SWPL reservoirs. Since the results were the average results of twenty
reservoir instances of similar settings simulated at each value of β, I suspect that having
more reservoir instances (e.g., 100 reservoir instances) will reduce the variations in the
reservoir performances. On average, the performances of each reservoir remained the
same across for all β.
As expected, the dissipated power in the nanowire resistors grew with an increasing β
(Figs. 7.4e and 7.4f). As shown in Section 5.3, the randomness β denotes the probability
of local connections being replaced by global links in the formation of SWPL networks.
With a higher level of randomness, more local connections of nearby nodes were replaced
by global ones between distant nodes, which, in turn, increased the nanowire lengths and
resistance. As a result, the total dissipated power in the nanowires extended with a higher
value for the randomness β. The randomness β did not affect the performance of the
reservoir networks but increased the cost of the systems in terms of the nanowire lengths,
the nanowire resistance, and the dissipated power.
Figure 7.5 illustrates the simulation results of the locality sweep (α) as the reser-
voir networks evolved from a highly global-connection type (α = 0.0) to a highly local-
connection type (α = 2.4). Three topologies of reservoir networks were simulated: regu-
lar topology (β = 0.0), SWPL topology (β = 0.5) and totally random topology (β = 1.0).
The estimations of Lyapunov exponents (Figs. 7.5a and 7.5b) illustrate an almost lin-
ear increase with respect to the locality (α) for the SWPL and random reservoir topolo-
gies. Once again, the results portray a similar pattern that was observed in small-world
networks where the chaotic nature of the networks decreases with higher global connec-
tions [208]. In Figs. 7.5a and 7.5b, the reservoirs with low values of α were highly global
networks, whereas the highly local networks were associated with high values of α. The
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β = 0.0 (Reg)
β = 0.5 (SWPL)
β = 1.0 (Rand)
(a) Biolek λ.
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(b) Chang λ.

















β = 0.0 (Reg)
β = 0.5 (SWPL)
β = 1.0 (Rand)
(c) Biolek Classification.















β = 0.0 (Reg)
β = 0.5 (SWPL)
β = 1.0 (Rand)
(d) Chang Classification.

















β = 0.0 (Reg)
β = 0.5 (SWPL)
β = 1.0 (Rand)
(e) Biolek Pnw.














β = 0.0 (Reg)
β = 0.5 (SWPL)
β = 1.0 (Rand)
(f) Chang Pnw.
Figure 7.5: Lyapunov exponent estimation, classifications, and wire dissipated powers of
reservoirs for the α sweep. The Biolek reservoirs were a memcapacitive type whereas the
Chang reservoirs were a memristive type. Reservoirs were simulated with three topolog-
ical structures: regular (β = 0.0), small-world power-law (β = 0.5), and totally random
(β = 1.0). Similar to the β sweep, the change in α only contributes to the dissipated power
in the nanowires but not the performance.
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chaotic nature of the reservoirs decreased as the reservoirs evolved from a local to a global
topological structure.
Figures 7.4c and 7.4d show the classification performances. Similar to the random-
ness sweep, the reservoir performances fluctuated between 88% and 90%. Having more
instances of reservoirs (e.g., 100 instances) would minimize the level of variation in reser-
voir performances. On average, the Biolek and Chang reservoirs achieved about 88% and
91%, regardless of the change in the locality (α).
The dissipated power of the nanowires, however, decreased when the reservoir net-
works had more local connections (high value of α), shown in Figs. 7.5e and 7.5f. The
locality α determines the probability of establishing connections between two nodes of
a Euclidean distance l. The probability is governed by the power-law function: p = l−α.
With a higher value of α, remote nodes had less chance to establish connections than
nearby nodes. Reservoirs with a higher value of α were more likely to have more local
connections (short connections) and reservoirs with a lower value of α tended to have
more global connections (long connections). As a result, global-connection reservoirs
dissipated more power in the nanowires than the local-connection ones. The locality α
did not influence the the performance of the reservoirs but affected the cost of the systems,
expressed in terms of the nanowire lengths and the dissipated power.
Simulation results indicate that both the locality α and the randomness β affected the
dissipated power in the nanowires of the reservoirs. Appropriate values of α and β need to
be selected in order to reduce wiring cost and the dissipated power without compromising
the performance of the reservoirs. The heat map plots in Figure 7.6 are the summary
results of the dissipated power in the nanowires, based on simulation results of the α and
β sweeps. Reservoirs with a high level of locality α and a low level of randomness β
(the lower right corner areas of the plot in Figs. 7.6a and 7.6b) will ensure low wiring
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Figure 7.6: Dissipated power in nanowire resistance of Biolek reservoirs (a) and Chang
reservoirs (b) for the spoken digit task. The optimal settings of α and β is the blue region
with high values of α and low values of β that will minimize the dissipated power in the
nanowires, and, therefore, the cost of the systems.
cost and low dissipated power in the nanowires. Such settings of α and β, however,
do not guarantee that such reservoirs will achieve optimal performance in terms of the
classification, the number of devices within reservoirs, and the overall power consumption
of systems. Finding reservoir parameters (not only α and β but also other parameters) for
optimal performance is the aim of the next section.
7.4 OPTIMIZING PARAMETERS FOR SPECIFIC TASKS
In previous experiments, α and β were chosen with the mid-range values in order to
illustrate the dynamic response and the nanowire dissipated power as the reservoirs under-
went topological changes. Combinations of α and β do not provide a full picture of reser-
voir dynamics since the reservoir dynamic response also depends on other parameters
such as δ, γ, ν, θ, and T s (ν is the scaling factor for input vectors, θ is the decay factor, and
Ts is the time step for input vectors). Finding an optimal setting for the reservoir param-
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eters is an iterative process of fine-tuning experimental values, which is time-consuming
and task-dependent. Here, an optimization algorithm, namely the particle swarm algo-
rithm (Section 6.3), is selected to carry out the optimization task. The particle swarm
algorithm is robust and capable of addressing various large-scale science and engineer-
ing optimization problems compared to the traditional genetic technique [38]. Due to
the stochastic process in the optimization task, fifty instances of reservoirs with a similar
setting were simulated to obtain average results for each generation. The target of the
optimization task is where reservoirs reach optimal performance in terms of high classi-
fication correction and low power consumption. The results are in Tables 7.9, 7.11, and
7.13.
Table 7.9: Optimized Parameters for NARMA-10 Task





Biolek 2.2 0.62 48 0 0.10 0.67 10.8 0.45 0.04 3.91E-15
Mohamed 2.4 0.49 49 0 0.11 0.51 96.3 0.39 35.76 1.22E-10
Chang 2.5 0.47 35 0 0.15 - 500.0 0.38 316.31 2.08E-13
Oblea 2.7 0.57 50 0 0.12 - 0.5 0.43 172.27 1.80E-08
† MC denotes memcapacitive reservoirs and MR is memristive reservoirs.
‡ Neither of the memristive models (Chang and Oblea) has the decay factor, θ.
The reservoirs had 252 nodes with 20 inputs and 15 outputs; ν is the scaling factor for
input vectors, θ is the decay factor, and Ts is the time step for input vectors.
In the tables, I is the number of input nodes, O is the number of trained weights for the
output layer, N is the number of reservoir nodes, θ is the decay factor, and Ts is the time
step for input vectors. The decay factor θ is only applied to the memcapacitive models
(Biolek and Mohamed) and controls the state volatility of the devices. The optimized
results address the research questions 1.6 and 1.7 (See Section 2.1).
Figure 7.7 illustrates the simulation results of mem-device reservoirs for NARMA-10,
Isolated Spoken Digits, and MNIST tasks with optimized parameters, as shown in Tables
101
7.4. OPTIMIZING PARAMETERS FOR SPECIFIC TASKS
Table 7.11: Optimized Parameters for Spoken Digit Recognition
Device α β γ δ ν θ‡
Ts Perf Ptotal Pnw
(ns) (%) (µW) (W)
Biolek 0.93 0.38 23 0 0.001 0.18 30.4 90.6 3.36E-7 8.13E-15
Mohamed 1.23 0.51 14 0 0.113 0.36 872.0 92.0 0.60 2.08E-8
Chang 1.19 0.58 20 0 0.465 - 5.0E5 91.0 6.34 7.43E-11
Oblea 1.64 0.55 49 0 0.611 - 203.8 89.3 2.97 2.37E-6
† MC denotes memcapacitive reservoirs and MR is memristive reservoirs.
‡ Neither of the memristive models (Chang and Oblea) has the decay factor, θ.
The reservoirs had 422 nodes with 69 outputs; ν is the scaling factor for input vectors, θ
is the decay factor, and Ts is the time step for input vectors.
Table 7.13: Optimized Parameters for Classifying MNIST Images
Device α β γ δ ν θ‡
Ts Perf Ptotal Pnw
(µs) (%) (µW) (W)
Biolek 2.37 0.64 26 0 1.785 0.90 0.40 73.56 33.06 6.28E-7
Mohamed 2.15 0.27 43 0 0.325 0.14 0.96 77.97 94.16 8.06E-6
Chang 2.18 0.86 49 0 0.458 - 500.00 79.06 186.19 7.701E-9
Oblea 2.65 0.69 46 0 0.539 - 0.06 80.03 203.41 2.00E-4
† MC denotes memcapacitive reservoirs and MR is memristive reservoirs.
‡ Neither of the memristive models (Chang and Oblea) has the decay factor, θ.
The reservoirs had 2067 nodes with 166 outputs; ν is the scaling factor for input vectors,
θ is the decay factor, and Ts is the time step for input vectors.
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(b) Performance Power Ratio.
Figure 7.7: Performance and performance-power ratios of regular, random, and SWPL
reservoirs on three tasks: NARMA-10, Isolated Spoken Digits, and MNIST; in gen-
eral, the SWPL reservoirs were able to achieve similar performances (a), but their
performance-power ratios were higher (b) compared to regular and random reservoirs.
SWPL reservoirs with optimized parameters yield the highest performance in term of the
performance-power ratio.
7.9, 7.11, and 7.13. The reservoirs were simulated for three different topological struc-
tures: regular, SPWL, and random. The performances of the ESN were the reference for
comparison. The results in Fig. 7.7a show that the SWPL reservoirs performed similarly
to other reservoirs. Compared to the regular and random reservoirs, the SWPL reservoirs,
on average, achieved higher the performance-power ratios (Fig. 7.7b). In fact, compared
to the regular reservoirs, on average, the performance-power ratios of the SWPL reser-
voirs were better by a factor of 1.4×. Similarly, compared to the random reservoirs, the
SWPL obtained better the performance-power ratio by a factor of 2.9×.
The SWPL reservoirs had better performance-power ratios due to the fact that they
used fewer devices without losing their performances for the three tasks (Fig. 7.8). The
optimized parameters α, β, γ, ν, θ, and Ts allowed the SWPL reservoirs to achieve optimal
performances with a minimum number of devices. Compared to the regular and random
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(a) Number of Devices.


















(b) Number of Nanowires.
Figure 7.8: Number of devices and nanowires utilized by regular, random, and SWPL
reservoirs for three tasks: NARMA-10, Isolated Spoken Digits, and MNIST; the SWPL
reservoirs used fewer devices (a) and a fewer number of nanowires (b) while maintaining
similar performances compared to the regular and random reservoirs. SWPL reservoirs
with optimized parameters utilize the least number of devices for the same tasks.
reservoirs, the SWPL reservoirs employed fewer devices by a factor of 1.6×.

























(a) Total Nanowire Length Lnw.


























) Regular SWPL Random
(b) Total Power Consumption.
Figure 7.9: Total nanowire length and power consumption of regular, random, and SWPL
reservoirs for three tasks: NARMA-10, Isolated Spoken Digits, and MNIST; although the
SWPL topology required a longer nanowire length (a), the SWPL reservoirs consumed
less the total power (b). The results suggest that the number of devices within a reservoir
significantly contributes to the total power consumption of the systems.
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Further observations indicate that the regular topology offered the least cost to sys-
tems in terms of the total nanowire length Lnw and, therefore, the power dissipated in the
nanowires, compared to the SWPL and random topologies (Fig. 7.9a). However, when
considering the total power consumption, the SWPL reservoirs were the optimal choice
for the reservoir topology (Fig. 7.9b). The results of the total power consumption sug-
gest that the number of devices with reservoirs significantly contributes to the total power
consumption of the reservoirs. Compared to the regular topology, the reservoirs with the
SWPL topology consumed less power, by a factor of 1.4×. Similarly, compared to the
random topology, the reservoirs with the SWPL topology reduced the power consump-
tion by a factor of 14×. The trade-off between the cost to a system, illustrated by the total
nanowire length, and its total power consumption is beyond the scope of my current work
and is a subject of further research.
7.5 MIXED MEM-DEVICE RESERVOIRS
The fundamental characteristic of a reservoir is its dynamical structure that translates
temporal-spatial input signals into a higher dimensional space. Any physical system with
enough dynamics for processing information can function as a reservoir. A bucket of
water, for instance, is capable of performing nonlinear computation [134]. Both mem-
ristive and memcapacitive devices are nonlinear and are adaptable in RC. So far, only
reservoirs with one device type have been studied for their dynamic responses and perfor-
mances. A network of combining memristive and memcapacitive devices can potentially
offer a higher dynamical substrate for RC. For a specific task, what is the combination
of memristive and memcapacitive devices that leads to high performance and low power
reservoirs? This is the aim of the research question 1.5 (See Section 2.1).
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Table 7.15: Setting Parameters for Mixed-device Reservoirs









Biolek & Chang 1.3 0.1 46 0.11 19 18 289 0.69 500.0
Biolek & Oblea 0.5 0.5 8 0.11 10 11 212 0.26 50.8
Mohamed & Chang 1.6 0.5 12 0.11 11 17 374 0.37 500.0







Biolek & Chang 0.4 0.6 2 1.11 117 55 1156 1.15 500.0
Biolek & Oblea 0.7 0.3 0 0.86 117 76 695 1.16 1.0
Mohamed & Chang 2.9 0.0 2 1.27 117 89 738 0.18 500.0





Biolek & Chang 0.4 0.3 5 0.95 784 128 1584 0.23 500.0
Biolek & Oblea 1.6 0.4 5 0.26 784 150 1675 0.90 56.6
Mohamed & Chang 2.3 0.3 3 1.00 784 142 1862 0.24 500.0
Mohamed & Oblea 1.6 25.4 0 0.17 784 172 2073 0.52 24.0
† The settings of the network parameters are dependent on the sensitivity of memristive
and memcapacitive devices. ν is the scaling factor for input vectors, I is the number of
input nodes, O is the number of trained weights for the output layer, N is the number of
reservoir nodes, θ is the decay factor, and Ts is the time step for input vectors.
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(c) Biolek-Chang Spoken Digits.
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(d) Mohamed-Chang Spoken Digits.
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Figure 7.10: Performance and power consumption of mixed mem-device Biolek-Chang
and Mohamed-Chang reservoirs with respect to the percentage of the memristive Chang
devices in the reservoirs. The performances of the reservoirs were based on the three
benchmark tasks: NARMA-10, Isolated Spoken Digits, and MNIST.
107
7.5. MIXED MEM-DEVICE RESERVOIRS
Simulation sweeps of various combinations of memristive and memcapacitive devices
(a sweep from 0% to 100%) were performed for different mem-device reservoirs. The per-
formances and the power measurements are based on three tasks: NARMA-10, Isolated
Spoken Digits, and MNIST. Due to the distinctive physical nature of each device that is
receptive to an input stimulus, combining mem-device reservoirs required specific set-
tings of network parameters. Table 7.15 illustrates the parameter settings of mem-device
reservoirs for different tasks. In this Table, the time step (equivalent to the pulse width of
a write pulse) of the Chang device is 500µs, which is based on the physical nature of the
device [51]. Other settings of the network parameters were derived from the findings of
the optimal settings of the reservoirs using the particle swarm optimization, described in
Section 7.4.
Figure 7.10 illustrates the simulation results of the Biolek-Chang and the Mohamed-
Chang reservoirs with the three tasks. In general, the performances of the mem-device
reservoirs (the blue lines) were improved with a higher percentage of memristive devices
for the reason that the connections of memristive and memcapacitive devices formed RC
filters, which further enhanced the dynamic response of the reservoirs. However, it is not
the case for the NARMA-10 task. Further research will provide more data to understand
this phenomenon. A higher percentage of memristive devices is associated with higher
performance but also leads to more power consumption (green line plots).
The simulation results of the Biolek-Oblea and the Mohamed-Oblea reservoirs are
shown in Figure 7.11. The responses of the Biolek-Oblea reservoirs were similar to
those obtained from the Biolek-Chang reservoirs. For the Isolated Spoken Digit and
MNIST tasks, the Mohamed-Oblea reservoirs, nonetheless, expressed unexpected re-
sponses. Since the response of the reservoirs is dependent on the physical behavior of
combining devices, I suspect that the parameter settings were not sufficient to reflect the
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(c) Biolek-Oblea Spoken Digits.
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(d) Mohamed-Oblea Spoken Digits.
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Figure 7.11: Performance and power consumption of mixed mem-device Biolek-Oblea
and Mohamed-Oblea reservoirs with respect to the percentage of the memristive Oblea
devices in the reservoirs. The performances of the reservoirs were based on the three
benchmark tasks: NARMA-10, Isolated Spoken Digits, and MNIST.
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physical nature of the Mohamed-Oblea reservoirs. This will be part of further research.
Table 7.17: Optimal Percentage of Memristive Devices
Task Mixed Reservoir
Memristor RMSE † Power







Biolek & Chang 45.18 0.0195 0.042
Biolek & Oblea 41.42 0.0204 0.064
Mohamed & Chang 27.33 0.0169 0.131







Biolek & Chang 77.23 86.2160 33.283
Biolek & Oblea 67.45 85.3320 8.479
Mohamed & Chang 49.33 85.2000 46.839





Biolek & Chang 47.56 73.1450 570.754
Biolek & Oblea 49.23 77.6800 10.722
Mohamed & Chang 39.04 78.4250 1050.456
Mohamed & Oblea 48.19 80.4800 9.861
† The measurements are in root-mean-square errors for NARMA-10 and in percentage
corrections (%) for Isolated Spoken Digits and MNIST.
Table 7.17 summarizes the results where the mem-device reservoirs achieved their
highest performances with minimum power consumption at the optimal settings of the
memristive percentages. The optimal settings of the memristive percentages were deter-
mined from the particle swarm algorithm, as described in Section 6.3.
7.6 SPIKING INPUT SIGNALS
It has been shown that various models of spiking neural networks illustrate their
capability of learning and achieving high classification performance with power effi-
ciency [207]. The goal of this section is to investigate the additional complexity of training
and testing spiking memcapacitive reservoirs in order to improve performance and power
consumption (research question 1.6 in Section 2.1).
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Figure 7.12: An example of spiking reservoir computing architecture. The Spike Con-
verter translates spatial stimuli, such as MNIST, into spike trains as inputs to the reservoir.
The Spike Accumulator converts the spike train outputs of the reservoir within a time in-
terval ∆t to analog values for the Readout Layer. The Readout Layer utilizes a simple
learning algorithm, such as ridge regression technique, during the training phase.
In the current RC architecture (Figure 3.11), the reservoirs can accept both analog and
spiking inputs. However, the Readout Layer is trained with ridge regression algorithm
and its inputs are analog values. In order to minimize the training complexity, additional
functional units were added to the RC architecture for converting spatial information into
spike trains and vice versa. A modified architecture is shown in Figure 7.12. The Spike
Converter was added to translate spatial information into spike train inputs. In the ex-
periments, MNIST was used as the common benchmark to compare the performances of
analog and spiking memcapacitive reservoirs. Pixel values of a digit image were trans-
lated as the probability of firing a single spike within ∆T and spike trains were generated
using the Poisson Spike algorithm [59]. It was proven that the maximum of 100 spikes is
sufficient to encode digit images [59]. The Poisson Spike algorithm was chosen so that
both analog and spiking reservoirs were trained and tested with the same images for com-
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parison. The Spike Accumulator integrated the spike train outputs of the reservoir into
the analog inputs for the Readout layer.









For each mem-device model, analog and spiking reservoirs were simulated for the im-
age classification using the same subset of the MNIST dataset: 1,000 trained images and
400 tested images. Both reservoirs had similar topology structures. The spike settings,
which depended on the sensitivity of the devices, are shown in Table 7.19.
As shown in Figure 7.13, the mem-device reservoirs achieved similar performances,
indicated by dashed blue lines. With spiking inputs, however, the mem-device reservoirs
consumed much less power, represented by dashed green lines, compared to analog in-
puts. The low power consumption of the mem-device reservoirs was due to the fact that it
took less power to produce spikes, which sufficiently transferred signals from one node to
another within the reservoirs. The spiking train is the most efficient way for a biological
neuron to conserve its power consumption in processing information while maintaining
its small membrane area to house ion channels and receptors [137].
Figure 7.14 displays the power-times products of spiking and analog reservoirs. De-
spite the saving power feature, the power-time products of spiking reservoirs were higher
than those of analog reservoirs, by a factor of 131×, 99×, 98×, and 100× for BiolekC4,
Mohamed, Chang, and Oblea, respectively. Often, the simulation time is not considered
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Figure 7.13: Performances, power consumption, and simulation times of analog and spik-
ing reservoirs. The horizontal dashed and green lines mark the lowest measurements of
power consumption. The spiking reservoirs perform better than analog reservoirs in terms
of power consumption but also require longer simulation time.
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Analog Inputs Spiking Inputs
Figure 7.14: Power-time products of mem-device reservoirs. The analog reservoirs, in
general, performed better than the spiking reservoirs in terms of the power-time prod-
uct. Although the simulation time is not considered as a significant factor in designing
a reservoir, the long simulation time of the reservoir may not be desirable in an optimiz-
ing process to find optimal network parameters for a particular task. In this respect, the
power-time product offers a trade-off factor in choosing a memcapacitive system.
a significant factor in designing a reservoir. Nevertheless, the long simulation time of a
reservoir may not be desirable in the optimizing process to find optimal network param-
eters for a particular task. In this respect, a low power-time product offers a trade-off
criterion to select a memcapacitive system.
7.7 DEVICE FAULTS AND VARIATIONS
Device faults and variations are inevitable issues in any fabrication process. The fluc-
tuation of device parameters is an uncontrollable factor that has a great impact on nano-
CMOS transistors and circuits [37, 48, 188]. Various techniques and models have been
implemented in each step of fabrication with an attempt to eliminate faults early in the
process so that a higher yield is possible [124].
Although memristive devices were fabricated in a qualitatively identical process, they
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still exhibited significant variations in switching behavior [7, 164]. These variations not
only affected the computational stage but also the learning stage when memristive de-
vices were used as synapses for a neural network [164]. Memcapacitive devices are also
susceptible to faults and variations. A small variation in the functionality of a device
can contribute significantly to the unpredictable behavior of a reservoir, composed of a
large number of memcapacitive devices. How do memcapacitive reservoirs react to de-
vice faults and variations? The exploration of research question 1.8 will shed some light
on the reservoir behavior under the effect of faults and variations.
7.7.1 Fault and Variation Model
Stuck open and stuck short are a common fault in an electrical circuit [98]. An open
or short fault is often modeled as an open circuit (R = ∞) or a short circuit (R = 0Ω).
Simulating a short fault in a mem-device reservoir may lead to a convergent problem due










Figure 7.15: Fault and Variation Model; for the open fault, the device is removed (a)
whereas the device is replaced with a 0V source (b) to prevent convergent errors; (c) A
Gaussian white noise with a standard deviation σ is injected into the reservoir as a way to
simulate device variations [68].
The fault models are shown in Figures 7.15a and 7.15b. The device is removed for
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a stuck-open fault and is replaced by a 0V source for a stuck-short fault. The 0V source
prevents convergent errors during simulations. Since both the memcapacitive devices
(Biolek and Mohamed) did not specify coefficient variations of the devices, the simula-
tions of device variations were introduced indirectly by injecting white noise (or Gaussian
noise) with a standard deviation of σ into the reservoirs, as shown in Figure 7.15c. It has
been shown that the white noise sufficiently represented thermal noise and device varia-
tions [68]. At time step t, Gaussian white noise with a standard deviation of σ is added to
the weights of n randomly selected devices to simulate the device variation for the time
step t + 1 [68]. Adding Gaussian white noise to the weights of the devices is a common
technique to simulate the device-to-device and the cycle-to-cycle variations that affect the
overall performance of a network [68, 107].
7.7.2 Open-fault Simulation Results


















(a) Isolated Spoken Digits.






















Figure 7.16: The performance of mem-device reservoirs under the effect of the open-fault.
The results indicate that the reservoirs were tolerant to a high percentage of open faults.
Figure 7.16 illustrates the performances of the mem-device reservoirs under the effect
of open faults. In general, the mem-device reservoirs were able to accommodate up to
116
7.7. DEVICE FAULTS AND VARIATIONS
40% of device faults within the reservoir networks without losing their performances for
both tasks. In fact, when the level of device faults was at 40%, the mem-device reservoirs
still maintained their reasonable classification performances of 86.6% and 75.2% for the
isolated spoken digits and the MNIST task, respectively. It has been shown that a feed-
forward network with one hidden layer using the back-propagation algorithm suffered a
loss in its XOR performance for open faults, about an increase of 60.14% error at the
22.22% of faults [176]. In contrast, at 20% of faults, the mem-device reservoirs only
suffered a loss of 1.0% and 1.1% in their performance for the isolated spoken digit and
the MNIST tasks, respectively. The fault-tolerant nature of mem-device reservoirs is due
to the fact that the recurrent connections within the reservoirs allowed alternative paths
where electrical signals could travel between nodes even in the presence of open faults.
7.7.3 Short-fault Simulation Results


















(a) Isolated Spoken Digits.























Figure 7.17: The performance of mem-device reservoirs under the effect of the open-fault.
The impact of short faults is much more severe to the performance of the reservoirs than
the open faults.
The simulation results of short faults are shown in in Figure 7.17. For the isolated
117
7.7. DEVICE FAULTS AND VARIATIONS
spoken digit task, the reservoirs completely lost their performance at 10% of short faults
(Figure 7.17a). In a similar way, the reservoirs totally failed at only 2% of short faults
for the MNIST task (Figure 7.17b). From an electrical point of view, the mem-device
reservoirs were electrical circuits where mem-devices were randomly connected between
nodes. When a short fault occurred, similar to a short circuit between two nodes, other
mem-devices connecting between two nodes became ineffective and the short circuit by-
passed all electrical current. As a result, the impact of the short faults was much more
severe to the performance of the reservoirs than the open faults.
7.7.4 Device Variation Simulation Results
It has been shown that it is possible to represent thermal noise and the device variations
by adding white noise (or Gaussian noise) to a reservoir. Here, an additive Gaussian noise
technique is adopted to simulate the effect of the variations of the devices, a common
approach to processing images using neural networks [68, 107, 192]. The Gaussian white
noise of zero mean and 0.01 of the standard deviation (σ = 0.01) was added to the
weights of n randomly selected mem-devices at a time step t [68]. The Gaussian noise
represented the device variation that contributed to the device weights for the time step
t + 1. The simulation sweep for n was from 0% to 100%.
Figure 7.18 summarizes the simulation results. The effect of the device variations was
more severe for the isolated spoken digit task than the MNIST task with respect to the
percentage of the device variation. For example, at 20% of the variation, the mem-device
reservoirs lost almost 10% of their performance for the isolated spoken digit task but only
2% of their performance for the MNIST tasks. The simulation results suggest that the
effect of the device variation on the performance of the reservoirs is task-dependent. The
simulations of reservoirs with added Gaussian white noise did not accurately represent
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(a) Isolated Spoken Digits.
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Figure 7.18: The performance of mem-device reservoirs under the effect of device varia-
tions.




NETWORK DYNAMICS IN HIERARCHICAL RESERVOIRS
In this chapter, I will try to answer the RC question Q3 by studying network dynamics
of hierarchical and deep reservoirs. For the hierarchical reservoirs, I will present a hi-
erarchical model, measure their kernel quality, obtain their performance and power con-
sumption on complex tasks, and illustrate the dynamic behavior of mix-device reservoirs.
For the deep reservoirs, I will adopt the model of deepESN [63] for deep memcapacitive
reservoirs and verify their functionality on polyphonic music task.
8.1 HIERARCHICAL RESERVOIR COMPUTING
Conventional computing systems are based on a modular principle in which funda-
mental logic gates provide a building block for a circuit, and circuits are modules for
building larger architectures. Most reservoir networks are monolithic and they are not
easily scalable. Increasing the number of nodes within a reservoir does not necessarily
increase the reservoir dynamics since the voltages at nodes (or the reservoir state) are cor-
related through mem-devices. Unlike the monolithic structure, each cluster node (each
cluster node is a network) in hierarchical reservoirs is an isolated and uncorrelated unit
and, therefore, characterizes better input signals. Triefenbach et al., for example, showed
that hierarchical reservoir systems had better dynamics than single-layer reservoir net-
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works in representing an acoustic model for speech recognition [185]. In another study,
hierarchical reservoirs had better dynamics and outperformed monolithic reservoirs by at
least 20% for certain tasks [30]. Hierarchical random Boolean network reservoirs sur-
passed the performance of random Boolean counterparts by at least 34% for binary image
recognition, food-foraging trails, and memory recall tasks [39]. Recently, Dale observed
that a hierarchical structure of ESNs improved the learning capability of the network to
perform general tasks [45]. Can a hierarchical structure of memcapacitive reservoirs im-
prove its computing capacities for complex tasks? What is the learning complexity for
such hierarchical reservoirs? Research questions 2.1, 2.2, and 2.3 try to answer the role
of hierarchical structure in RC (See Section 2.2).
8.1.1 Hierarchical Structure
Studies have shown that simplified structure reservoirs achieved equivalent perfor-
mance compared to random reservoirs [67, 153, 179]. This section will introduce the
general architectures of hierarchical mem-device reservoirs.
Figure 8.1 illustrates an example of hierarchical reservoirs. Each reservoir node (clus-
ter node) is a memcapacitive network. Input signals u(t) are applied to all cluster nodes
through a scaling input matrix W in, whose values are chosen from a set {−κ, κ} accord-
ing to a Bernoulli distribution. The cluster nodes are connected with random weights w
specified by the spectral radius λ of the reservoir weight matrix Wres. It was suggested
by Jaeger that |λ| ≤ 1 is an essential condition to maintain the behavior of a single-layer
reservoir [87]. When |λ| > 1, signals circulating within a network are amplified indefi-
nitely, which leads to chaotic behavior. The condition of λ is also applied to the cluster
nodes within the hierarchical reservoirs. It has been shown that λ could be greater than
1 for hierarchical memristive reservoirs due to signal loss caused by the resistance of
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Figure 8.1: Hierarchical topologies. (a) Hierarchical reservoir using delay-line topology;
(b) hierarchical reservoir using delay-line with feedback topology; (c) hierarchical reser-
voir using simple cycle topology; (d) hierarchical reservoir using random topology. Each
cluster is a SWPL network. (a), (b), and (c) are reprinted from [153].
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memristive devices [30]. The output voltages at each reservoir node are forwarded to a
readout layer for training with a linear regression algorithm. Only the readout layer of the
hierarchical reservoirs is trained.
In the following sections, I will investigate the computing capacity of four topological
structures of hierarchical memcapacitive reservoirs: Delay-Line (DL), Delay-Line with
Feedback (DLFB), Simple Cycle (SC), and Random (R). The first three topological struc-
tures of hierarchical reservoirs are defined in [153]. For the random structure, cluster
nodes are randomly connected within a hierarchical reservoir.
8.1.2 Hierarchical Reservoir Dynamics
The goal of this section is to quantify the enhanced dynamic response of hierarchical
reservoirs by measuring the kernel quality of the reservoirs with an increasing number
of devices within the reservoirs. Fifty different digits were chosen from the isolated
spoken digit dataset as the inputs to reservoirs. Mem-device reservoirs were simulated
with monolithic and hierarchical structures (Delay-line, Delay-line with feedback, Sim-
ple Circle, and Random). At each setting, fifty instances of similar reservoir settings were
simulated to obtain averaged results.
Figure 8.2 summarized the simulation results. Four mem-device reservoirs (Biolek,
Mohamed, Chang, and Oblea) showed a common trend in which the hierarchical reser-
voirs had a high kernel quality compared to those of the monolithic reservoirs with respect
to the number of devices. For example, with a number of devices of 3,000, the kernel qual-
ity of the hierarchical reservoirs, on average, is better than the monolithic reservoirs by a
factor of 1.4×. As Maass pointed out, the computing power of a reservoir is determined
by its kernel quality to separate input patterns [120]. The simulation results confirmed
that the hierarchical structures, indeed, enhanced the dynamic responses of the reservoirs.
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Figure 8.2: Kernel quality of reservoirs (monolithic and hierarchical) with respect to the
number of devices. Given the same number of devices, the hierarchical reservoirs have a
better dynamics than the monolithic ones.
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8.1.3 Performance and Power Consumption of Hierarchical Reservoirs
Monolithic and hierarchical reservoirs were trained and tested on three classification
tasks: isolated spoken digits, MNIST images, and CIFAR-10 images. The color images
from the CIFAR-10 dataset are represented in red-green-blue (RGB) formats, which are
high-dimensional images. In order to reduce the image dimension, the training and test-
ing color images were converted into grayscale images. Preprocessing color images into
grayscale images is one of the common techniques for dimension reduction in training
and testing neural networks [151]. Four topological structures – delay-line, delay-line
with feedback, simply cycle, and random – were selected for hierarchical reservoirs. Due
to the stochastic nature of the hierarchical reservoirs, fifty instances of reservoirs with
similar network parameters were simulated to obtain average results. The chosen net-
work parameters for reservoirs were obtained from optimizing processes using the par-
ticle swarm algorithm, as described in Section 6.3. The performance of the hierarchical
reservoirs is based on the benchmarks (Isolated Spoken Digits, MNIST, and CIFAR-10)
and compared to those of monolithic reservoirs.
Figure 8.3 summarizes the average results of four mem-device reservoirs (Biolek, Mo-
hamed, Chang, and Oblea) on the three tasks. The low performance of the reservoirs on
the CIFAR-10 task, compared to the-state-of-the-art neural networks (about 94.03% [4]),
was due to the dimension reduction of the grayscale images from the color images. Main-
taining the original dimension of the color image would increase the performance of the
reservoirs but also expands the size of the reservoirs that leads to longer simulation times.
In general, the hierarchical reservoirs were able to achieve comparable performance
to those of the monolithic reservoirs for the three tasks. For the MNIST task, however,
the hierarchical reservoirs gained similar performance to one of the monolithic reservoirs
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Figure 8.3: Performance and power consumption of monolithic and hierarchical reser-
voirs on different tasks. The power measurements are normalized to the power measure-
ments of the monolithic reservoirs for comparisons. For the CIFAR-10 image task (c),
the training and testing color images from the dataset were converted into grayscale im-
ages to reduce their dimensions. The hierarchical reservoirs, on average, consumed less
power compared to monolithic reservoirs for both isolated spoken digit and CIFAR-10
tasks while maintaining comparable performance. For the MNIST task, the hierarchical
reservoirs were not able to compete with the monolithic reservoirs.
126
8.1. HIERARCHICAL RESERVOIR COMPUTING
with much higher power consumption. I suspect that since the input data from the MNIST
images are quite simple and sparse, 1’s and 0’s, the monolithic reservoirs had sufficient
dynamics to translate the input data into their internal states whereas the hierarchical
reservoirs did not improve the translation of the input data but required more devices,
resulting in higher power consumption. For the other two complex tasks, isolated spo-
ken digits and CIFAR-10 images, the hierarchical reservoirs yielded a large improvement
in power reduction. In fact, for the isolated spoken digits, compared to the monolithic
reservoirs, the hierarchical reservoirs, on average, reduced the power consumption with-
out a loss in their performance by a factor of 1.4×, 8.8×, 9.5×, and 6.3× with delay-line,
delay-line feedback, simple cycle, and random structures, respectively. Similarly, for the
CIFAR-10 image task, the hierarchical reservoirs reached to higher performance with less
power, by a factor of 5.6×, 4.2×, 4.8×, and 1.9× in comparison to the monolithic reser-
voirs. The results suggest that the hierarchical reservoirs had better dynamics than the
monolithic reservoirs to solve sufficiently complex tasks.
8.1.4 Optimizing Parameters for Hierarchical Reservoirs
As Goudarzi and Teuscher pointed out, optimal network parameters depended on spe-
cific tasks and device characteristics [70]. In addition to four different topological struc-
tures, hierarchical reservoirs have a large number of network parameters, which is a chal-
lenge for finding optimal settings using a manual process. A genetic algorithm, namely
the particle swarm algorithm, was employed for the optimization process. The particle
swarm algorithm is described in Section 6.3. The results of this section will address re-
search question 2.2 (See Section 2.2).
Since the initial states of memcapacitive devices within clusters were randomly se-
lected, fifty instances of hierarchical reservoirs with similar settings were simulated to
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Table 8.1: Optimized Parameters for Spoken Digit Recognition Task
Parameter
Delay-line Delay-line Fb Simple Cycle Random
Biolek Moha. Biolek Moha. Biolek Moha. Biolek Moha.
α 1.811 0.661 1.260 1.363 1.030 1.584 1.991 0.608
β 0.560 0.367 0.285 0.479 0.347 0.875 0.233 0.556
γ 45.402 11.420 19.063 23.215 12.773 48.270 42.114 39.934
δ 0 0 0 0 0 0 0 0
ν 0.051 0.216 0.016 0.121 0.047 0.116 0.033 0.168
Outputs † 154 107 170 75 148 106 110 106
Nodes ‡ 114 20 51 103 34 41 121 123
θ 0.962 0.032 0.414 0.083 0.935 0.929 0.346 0.971
Ts (µs) 6.058 4.462 8.703 9.157 2.043 6.558 6.155 3.348
Clusters 114 80 132 123 139 118 65 151
κ 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0
λ 0.428 0.932 0.876 1.484 1.205 1.169 0.138 0.385
† This is the number of outputs from the hierarchical reservoir to the readout layer.
‡ This is the number of nodes within each cluster.
The hierarchical reservoirs had 117 inputs; ν is the scaling factor for input vectors, θ is
the decay factor, Ts is the time step for input vectors, κ is the scaling factor of the
hierarchical reservoirs, and λ is the spectral radius.
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obtain average results for each fine-tuning step. Four topological structures of hierarchi-
cal reservoirs were chosen for the experiments: delay-line (DL), delay-line with feedback
(DLFB), simple cycle (SC), and random (R). The hierarchical reservoirs were composed
of cluster nodes and each cluster node was an SWPL memcapacitive network. The con-
nections between cluster nodes were determined by the spectral radius λ. The lower and
upper limits of parameters were based on experimental results.
Table 8.3: Optimized Parameters for CIFAR-10 Image Task
Parameter
Delay-line Delay-line Fb Simple Cycle Random
Biolek Moha. Biolek Moha. Biolek Moha. Biolek Moha.
α 1.254 1.994 2.118 0.567 2.186 2.045 2.920 1.130
β 0.692 0.713 0.788 0.542 0.332 0.316 0.858 0.553
γ 2.708 38.074 24.538 41.635 5.961 21.433 16.868 12.205
δ 0 0 0 0 0 0 0 0
ν 0.040 0.128 0.075 0.115 0.013 0.107 0.322 0.136
Outputs † 82 165 135 239 104 587 19 577
Nodes ‡ 119 157 109 147 10 160 199 148
θ 0.600 0.730 0.337 0.458 0.546 0.444 0.434 0.527
Ts (µs) 1.754 3.000 5.226 5.543 7.160 3.740 4.930 1.980
Clusters 1212 530 1225 1276 943 1479 864 938
κ 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0
λ 1.269 0.447 0.863 1.021 0.867 0.639 0.166 0.643
† This is the number of outputs from the hierarchical reservoir to the readout layer.
‡ This is the number of nodes within each cluster.
The hierarchical reservoirs had 1024 inputs; ν is the scaling factor for input vectors, θ is
the decay factor, Ts is the time step for input vectors, κ is the scaling factor of the
hierarchical reservoirs, and λ is the spectral radius.
For the isolated spoken digit task, the hierarchical reservoirs were trained with 1,000
digits and tested with 500 digits. For the CIFAR-10 image task, however, due to the
high dimension of color images, 32 × 32 pixel images expressed in the color intensity
format (R, G, B), only a subset of color images (1,000 images for training and 400 images
for testing) was adopted for training and testing hierarchical reservoirs. Furthermore,
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the color images were converted into grayscale images for dimension reduction. The
implication is that the hierarchical reservoirs may yield a low performance, compared
to one of the state-of-the-art neural networks. The results, however, provide evidence
that hierarchical reservoirs can solve more power-sufficiently the same subset of complex
tasks compared to monolithic reservoirs.
The optimizing parameters are shown in Tables 8.1 and 8.3. In the Tables, "Outputs"
denotes the number of signals from the hierarchical reservoirs to their readout layers for
training. "Nodes" are the electrical nodes of an SWPL memcapacitive network within a
cluster node. The reservoirs had 117 inputs for the isolated spoken digit task and 1,024
inputs for the CIFAR-10 image task. The scaling input factor, κ, was set to 1.0 since the
input signals were already scaled by ν to prevent an over-stimulated condition in the reser-
voirs. The spectral radius, λ, which determined the connection weights between cluster
nodes, had a fixed value during the training and testing processes. Tables 8.1 and 8.3 do
not include the classification performance and the power consumption of the hierarchical
reservoirs on the tasks since these measurements were already shown in Figure 8.3.
8.1.5 Mixed Mem-device Hierarchical Reservoirs
Since both memristor and memcapacitor are nonlinear devices, the networks of mem-
ristive and memcapacitive devices, in theory, have better dynamics as hierarchical reser-
voirs to characterize input streams. This section will try to evaluate how the combinations
of memristive and memcapacitive devices enhance the reservoir response by measuring
the kernel quality of the reservoirs. A set k of input sequences ui(n), where i = 1, · · · , k,
and n = 1, · · · ,Tk, generates reservoir states xi(n). The reservoir states are collected into
a matrix M (M ∈ <k×N). Each column of the matrix M is a vector of reservoir states xi(n)
corresponding to a particular input u(n). The rank r of the matrix M is the measurement of
130
8.1. HIERARCHICAL RESERVOIR COMPUTING
reservoirs’ computing power. A reservoir with a higher rank r has a better kernel quality
for separating input patterns. The results of this section will address research question 2.3
(See Section 2.2).
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Figure 8.4: Kernel quality measurements of mixed reservoirs with respect to the percent-
age of memristive devices. The dynamic response of the hierarchical reservoirs increases
when the percentage of the memristive devices is above 50%.
Fifty different digits from the isolated spoken digit dataset were chosen as the input
signals to measure the kernel quality of mixed-device reservoirs. The digit wave files were
converted into 117-input vectors with their amplitudes scaled to a range [−ν,+ν] to avoid
an overstimulated condition in the reservoirs. Four combinations of memristive and mem-
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capacitive models were selected to form mixed-device reservoirs, namely Biolek-Chang,
Biolek-Oblea, Mohamed-Chang, and Mohamed-Oblea. Hierarchical mixed-device reser-
voirs were constructed with four topological hierarchies: Delay-line (DL), Delay-line
with feedback (DLFB), Simple cycle (SC), and Random (R). One hundred instances of the
same reservoirs were simulated for a percentage sweep of memristive devices to obtain
average measurements. The reservoirs were also trained and tested for image classifica-
tions. The network parameters are specified in Tables 8.5 and 8.7. At each setting of
the memristive percentage, the measurements of classification, power consumption, and
kernel quality were recorded.
Table 8.5: Parameters for Mixed-device Reservoirs on Spoken Digit Recognition Task
Parameter
Biolek-Chang Biolek-Oblea
DL DLFB SC R DL DLFB SC R
α 0.255 1.965 2.979 2.555 1.578 1.633 1.075 2.967
β 0.233 0.503 0.353 0.044 0.703 0.786 0.822 0.603
γ 26.971 16.017 41.439 0.155 3.773 1.285 22.296 4.177
δ 0 0 0 0 0 0 0 0
ν 0.533 0.012 0.068 0.441 0.023 0.095 0.084 1.970
Outputs † 177 196 180 93 182 128 168 145
Nodes ‡ 41 60 46 93 20 37 11 80
θ 0.859 0.057 0.403 0.313 0.477 0.090 0.255 0.186
Ts (µs) 500.0 500.0 500.0 500.0 3.445 3.113 9.732 0.049
Clusters 112 160 161 141 107 120 99 105
κ 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0
λ 1.397 1.169 1.236 0.659 0.635 0.489 0.158 0.724
† This is the number of outputs from the hierarchical reservoir to the readout layer.
‡ This is the number of nodes within each cluster.
The hierarchical reservoirs had 117 inputs; ν is the scaling factor for input vectors, θ is
the decay factor, Ts is the time step for input vectors, κ is the scaling factor of the
hierarchical reservoirs, and λ is the spectral radius.
As expected, the computing power of the Biolek-Chang and the Biolek-Olea topolog-
ical reservoirs increased with a higher percentage of memristive devices present in the
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reservoirs, specified by the increase of the kernel quality in Figures 8.4a and 8.4b. The in-
crease of kernel quality, or computing power, is due to the fact that memristive and mem-
capacitive devices within the reservoirs formed RC filters, which, in turn, further improve
the nonlinear dynamics of the reservoirs. The Mohamed-Chang and Mohamed-Oblea
topological reservoirs, on the other hand, did not show a significant improvement in the
computing power of the reservoirs, even with the presence of memristive devices within
the reservoirs, shown in Figures 8.4c and 8.4d. A study in material computing, such as
poly-butyl methacrylate and poly-methyl methacrylate composites, has shown that match-
ing the response of the material to the processing time for a particular task would signif-
icantly improve the computing capacity of material-computing reservoirs [47]. In other
words, the closeness between the time step processing input images and the response time
of RC filters (or the time constant) would significantly increase the computing power of
the hierarchical reservoirs. The time steps for the Mohamed-Chang and Mohamed-Oblea
reservoirs were experimentally chosen so that the reservoirs were able to exhibit dynamic
responses. These time-step parameters, however, may not be close to the response time
of the memristive and memcapacitive devices. Consequently, the computing power of the
Mohamed-Chang and Mohamed-Oblea reservoirs did not improve much with the level of
memristive devices in the systems. Finding optimal settings for the time-steps is a subject
of further research.
Table 8.9 summarizes the simulation results of the topological mixed-device reser-
voirs on the isolated spoken digit task. The reservoirs achieved their highest performance
where their kernel quality measurements were at maximum. It is interesting to notice that
the topological mixed-device reservoirs, in general, accomplished their highest comput-
ing powers with a high level of memristive percentage within the reservoirs. This phe-
nomenon suggests that the nonlinear characteristics of memristive devices significantly
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Table 8.7: Parameters for Mixed-device Reservoirs on Spoken Digit Recognition Task
Parameter
Mohamed-Chang Mohamed-Oblea
DL DLFB SC R DL DLFB SC R
α 2.838 2.838 1.072 2.907 1.436 1.442 1.194 0.371
β 0.149 0.149 0.740 0.289 0.502 0.153 0.447 0.679
γ 38.075 38.075 40.648 14.406 35.062 26.916 15.198 24.854
δ 0 0 0 0 0 0 0 0
ν 0.119 0.119 0.300 0.204 0.483 0.202 0.296 0.317
Outputs † 96 96 126 101 99 150 157 114
Nodes ‡ 72 72 92 141 88 50 122 118
θ 0.869 0.869 0.900 0.767 0.213 0.743 0.304 0.070
Ts (µs) 500.0 500.0 500.0 500.0 0.010 8.423 2.213 2.992
Clusters 111 111 75 60 112 102 66 80
κ 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0
λ 1.483 1.483 0.596 0.287 0.895 0.765 0.255 1.091
† This is the number of outputs from the hierarchical reservoir to the readout layer.
‡ This is the number of nodes within each cluster.
The hierarchical reservoirs had 117 inputs; ν is the scaling factor for input vectors, θ is
the decay factor, Ts is the time step for input vectors, κ is the scaling factor of the
hierarchical reservoirs, and λ is the spectral radius.
Table 8.9: Summary for Mixed-device Reservoirs on Spoken Digit Recognition Task
Parameter
-Chang Reservoirs -Oblea Reservoirs





MR (%) 94.00 98.00 98.00 96.00 92.00 92.00 96.00 96.00
Kernel 21.85 19.99 23.36 26.48 16.17 17.22 13.92 22.23
Perf. (%) 90.82 92.34 91.38 89.27 91.82 92.49 92.38 92.53




ed MR (%) 98.00 90.00 78.00 92.00 4.00 94.00 36.00 96.00
Kernel 24.44 22.97 23.83 23.69 28.21 20.29 24.05 23.35
Perf. (%) 92.49 90.81 88.47 91.48 89.61 92.58 88.49 92.42
Power (µW) 0.22 0.11 0.53 0.44 0.80 1.74 0.67 1.12
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contributed to the overall dynamic responses of the reservoirs. Having a high percentage
of memristive devices with the reservoirs would potentially increase the power consump-
tion of the system. Extended experiments of fine-tuning further the parameters of the
hierarchical structures to match the physical property of mem-devices would improve
both performance and power consumption of the systems. This is a subject of a further
research.
8.2 DEEP RESERVOIR COMPUTING
Deep learning is a subset of machine learning that has networks capable of learning
unsupervised from data that is unstructured or unlabeled [25]. In deep learning, the hier-
archical structure of neural networks is based on the structure and feature representations
of input data. Deep learning architectures such as deep neural networks [79], deep belief
networks [130], and deep recurrent neural networks [72] have been applied to computer
vision, speech recognition, natural language processing, and audio recognition.
Deep learning is a learning model of data representations at different levels of abstrac-
tion [61,63]. One of the approaches to deep learning is to use each layer in a hierarchical
structure to represent a particular structure of inputs such as object edges, object cate-
gory, and color intensity in an image task. A deep learning network is often implemented
as a feedforward hierarchy of multiple hidden layers of nonlinear units. Training such
a network is a time-consuming operation due to the fact that the synaptic weights of
each hidden layer must be updated. Here, a deep RC can be beneficial since synaptic
weights of reservoirs in cluster nodes do not need to train. Can a deep memcapacitive
RC architecture harness the temporal dynamics differentiation at the different layers for
a computational task? Research question 2.4 explores a possible answer to the question
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(See Section 2.2).
8.2.1 Deep Memcapacitive Reservoir Architecture
Although various network topologies have been proposed for deep learning networks
[63, 72, 79, 130], none of these topologies are designed for mem-devices. Here, I want
to introduce a deep mem-device reservoir using the proposed architecture in [63]. Figure




























Figure 8.5: Deep memcapacitive reservoir computing architecture. The architecture is
organized in a stacked structure of N layers. Each layer is a small-world power-law
reservoir. At each time step t, the input signal u(t) stimulates the first reservoir layer and
the output of each successive layer x(t)n, scaled by a fixed input vector W (n+1), excites
a higher one in the stack. The outputs of all layers {y1(t), y2(t), ·, yN(t)} are collected as
the input signal to the Readout node. Wres(n) is the internal weight of a memcapacitive
reservoir layer. Only the Readout node is trained. Reprinted from [63].
The architecture is organized in a stacked structure of N memcapacitive reservoir
136
8.2. DEEP RESERVOIR COMPUTING
layers. Each layer is a small-world power-law reservoir. The input signal u(t) stimu-
lates the first layer while the output x(t)n of a successive layer n, scaled by an input
vector W (n+1), provides an input signal to a higher layer in the stack. The input vectors
(W in,W2,W3, ·,WN) are fixed vectors whose values are randomly selected from the set
{−ν,+ν}. The outputs of all layers {y1(t), y2(t), ·, yN(t)} are collected as the input signal
to the Readout node. Wres(n) is the internal weight of the memcapacitive reservoir layer.
Similar to a hierarchical RC, only the Readout node of the deep RC is trained by a simple
algorithm such as the linear ridge regression technique.
At a time step t, the outputs of a layer n (x(t)n and yn(t)) and the output of deep RC
y(t) are defined as:
x(t)1 = f
(





W res(1) ∗Win ∗ u(t)
)
,
x(t)n = f (W res(n) ∗W(n) ∗ x(t)n−1),
yn(t) = f (W res(n) ∗W(n) ∗ x(t)n−1),
y(t) = Wout · (y1(t), y2(t), y3(t), ..., yN(t)) ,
where f () is a transformation function, determined by node voltages of the memcapacitive
reservoir layer n.
8.2.2 Polyphonic Music Task
The polyphonic music task is a challenging benchmark in identifying next music notes
from a history of music notes being played in the past. The task is complex, due to high-
dimensional dependencies of concurrent music notes being played at different time inter-
vals, and requires the ability of a system to retain previous timestep data in order to make
a prediction. The polyphonic music task, defined in [26], is a common benchmark for
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DeepESN [63]. Two music datasets, Piano-midi.de and MuseData, were considered as
the polyphonic music task for deep memcapacitive reservoirs. These datasets are com-
posed of high dimensionality and complex temporal dependencies of music notes at dif-
ferent time scales. They are a series of musical compositions, such as complex piano and
orchestral combinations, with simultaneous music notes. The datasets are represented as
piano-rolls that were preprocessed from MIDI files [26]. Each piano-rolls are divided
into three subsets for training, validation, and testing. The characteristics of piano-roll
samples of datasets are listed in Table 8.11.
Table 8.11: Piano-rolls in Music Datasets
Datset Rolls Samples AvgLen MinLen MaxLen
Piano-midi.de
Training 87 872.5 111 3857
Validation 12 711.7 209 1637
Testing 25 761.4 65 2645
MuseData
Training 524 476.9 9 3457
Validation 135 613.0 63 3722
Testing 124 518.9 45 4273
AvgLen, MinLen, and MaxLen refer to the average, minimal, and maximal time frames
in the piano rolls for training, validation, and testing.
As explained in [26], each dataset is a list of time steps, and each time step is a list
of the non-zero elements in the piano-roll at this instant (in MIDI note numbers, between
21 and 108 inclusive). Both datasets were converted into sequences of 88-dimensional
and 82-dimensional vectors of 1’s and 0’s as inputs for deep memcapacitive reservoirs.
At each instant of a time step, the value of the dimensional vectors is set to 1 if the music
note is played and to 0 otherwise.
The polyphonic music task is a prediction of the next step on high-dimensional vec-
tors. In particular, it aims to predict the music notes played at time step t + 1 given the
music notes played at time step t. The performance of deep memcapacitive reservoirs
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was measured with the expected frame-level accuracy (FL-ACC), which is the evaluation
model developed by Bay et al. to estimate the fundamental frequencies of all concurrent
music notes within a polyphonic piece [14]. The FL-ACC is calculated as follows:
FL − ACC =
∑T
t=1 T P(t)∑T






where T is the total number of time steps for testing sequences, T P(t) is the number of
true positive notes, FP(t) is the number of false positive notes, FN(t) is the number of
false negative notes, and t is the current predicting time step.
8.2.3 Simulation Results
Four deep mem-device reservoirs – Biolek, Mohamed, Chang, and Oblea – were sim-
ulated for the polyphonic music task using two datasets: Piano-midi.de and MuseData.
The performance of two additional networks, deepESN [63] and recurrent neural net-
work restricted Boltzmann machine (RNN-RBM) [14], was considered as the reference
to compare the performance of the deep mem-device reservoirs.
The genetic algorithm (Section 6.3) was employed to find optimal parameters for the
highest measurement of FL-ACC. At each setting, fifty instances of deep mem-device
reservoirs were trained and tested for the frame accuracy. The results were averaged for
the measurements of FL-ACC and power consumption.
Table 8.13 contains the network parameters of the deep-mem reservoirs on the two
music datasets. In Table 8.13, O refers to the number of outputs from the reservoirs to the
Readout node for training, L is the number of reservoir layers, N is the number of nodes
within each layer, and λr is the ridge parameter for the Readout node. The value of λr was
from the simulation results in [63]. Each reservoir layer was an SWPL network with the
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DeepESN RNN
RBM
















































































Figure 8.6: Performance and power consumption of deep mem-device reservoirs for the
music note prediction task on two datasets: (a) piano-midi.de and (b) MuseData.In gen-
eral, deep mem-device reservoirs achieved comparable performance to that of the RNN-
RBM, expect the Biolek deep reservoirs.
Table 8.13: Network Parameters of Deep-mem Reservoirs for the Music Task
Piano-midi.de MuseData
Biolek Mohamed Chang Oblea Biolek Mohamed Chang Oblea
α 2.534 0.288 2.153 2.692 0.200 0.358 1.258 1.859
β 0.692 0.297 0.323 0.093 0.174 0.236 0.573 0.186
γ 24.781 4.127 8.358 28.809 13.195 15.573 39.252 22.811
δ 0 0 0 0 0 0 0 0
ν 1.430 1.522 1.155 0.758 1.908 1.882 0.131 0.240
O† 324 333 265 281 312 259 168 226
θ 0.149 0.038 0.529 0.196 0.043 0.352 0.080 0.836
Ts
(µs)
9.630 3.610 500.000 0.012 0.488 4.240 500.000 1.410
L‡ 11 14 14 11 12 8 14 10
N? 225 219 216 217 219 244 218 261
λr 0.100 0.100 0.100 0.100 0.100 0.100 0.100 0.100
† This is the number of outputs from reservoir layers to the Readout node.
‡ is the number of reservoir layers.
? This is the number of nodes within each reservoir layer.
The deep reservoirs had 88 inputs; ν is the scaling factor for input vectors, θ is the decay
factor, Ts is the time step for input vectors, and λr is the ridge parameter for the Readout
node. The ridge value was referred from the simulation results in [63].
140
8.2. DEEP RESERVOIR COMPUTING
same structure, specified by α, β, γ, and δ.
Figure 8.6 illustrates the performance of the deep-mem reservoirs on the music datasets.
Compared to the performance of the state-of-the-art networks (DeepESN and RNN-RBM),
the performance of the deep-mem reservoirs was lower for the Piano-midi.de (Figure
8.6a) and MuseData datasets (Figure 8.6a). The results suggested that the performance
of the deep-mem reservoirs strongly depends on the characteristics of the devices and the
settings of the network parameters. The selected ranges of the network parameters were
based on experimental results and may not be accurate to describe the physical properties
of the mem-devices. According to the simulation results in [63], the state-of-the-art Deep-
ESN achieved its optimal performance with thirty-five layers and thirty-six layers for the
Piano-midi.de and MuseData datasets, respectively. Increasing the number of layers and
finding sufficient settings of the network parameters tailoring to the physical properties of
the devices in the deep-mem reservoirs could potentially increase their performance. This
is a subject of further research. Nevertheless, the initial results provide evidence that the
deep-mem reservoirs are capable of performing high-dimensional and complex tasks.
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CONCLUSIONS AND FUTURE WORK
9.1 CONCLUSION
The motivation for my research stemmed from the growing possibilities of realizing
emerging nanoelectronics, such as memcapacitive devices in neuromorphic hardware. A
memcapacitor is a two terminal device with memory. It has similar behavior as a biologi-
cal synapse. Being a storage device with low switching energy, memcapacitor is suitable
for low power networks. The nonlinear property of the memcapacitor produces a rich
dynamic response of random networks that are suitable for reservoir computing. My re-
search offered new reservoir computing architectures that harnessed the computing nature
of memcapacitive devices.
My research addressed three inherent challenges of reservoir computing (RC), as de-
scribed in Chapter 2: the role structure of RC (Q1), the reservoir dynamics by a mixture
of nonlinear devices (Q2), and the capability of solving complex tasks using hierarchical
RCs (Q3). The extensive study of network dynamics in memcapacitive RCs (Chapter
7) addressed the first two challenges of RC whereas the results of network dynamics in
hierarchical structures (Chapter 8) responded to the last question.
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Network Dynamics in Memcapacitive Reservoir Computing
Fading memory is one of the essential properties of reservoirs in which similar input
streams are mapped to the same reservoir state. The analysis of fading memory effect on
Section 7.1 illustrated that memcapacitive reservoirs experienced the fading effect at the
device level and at the system level. The simulation results of reservoir topological struc-
tures in Section 7.2 indicated that SWPL mem-device reservoirs accomplished equivalent
performance, compared to the baseline ESN, but consumed much less power compared to
the random and SW reservoirs (Figure 7.2) for the three tasks: the time series NARMA-
10, the isolated spoken digits, and the MNIST image classification. On average, with the
power consumption of the SWPL reservoirs as a reference, the SWPL reservoirs reduced
significantly the power consumption by a factor of 1.21×, 31×, and 31.2× compared to
the regular, the random, and the SW reservoirs, respectively.
Further analysis of SWPL structures (Section 7.3) showed that the combination of
the locality α and the rewire probability or the randomness β allowed different SWPL
structures to emerge. The setting of high locality α and low randomness β decreased the
cost to the systems in terms of wiring cost and nanowire dissipated power but did not
guarantee the optimal performance in respect of the correct classification, the number of
devices within reservoirs, and the overall power consumption of systems.
Finding the appropriate settings of network parameters to ensure optimal performance
of SWPL reservoirs is an important task. A genetic algorithm was employed to refine the
network parameters (Section 7.4). The results illustrated that SWPL reservoirs with opti-
mal network parameters consumed less power while maintaining equivalent performance.
Compared to the regular reservoirs, the SWPL reservoirs consumed less power, by a fac-
tor of 1.3×, 1.4×, and 1.5×. Similarly, compared to the random topology, the SWPL
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reservoirs saved the power consumption by a factor of 4.8×, 1.6×, and 2.1×, respectively.
Since both memristor and memcapacitor are nonlinear devices, the combination of
memristive and memcapacitive devices could potentially enhance the dynamic response
of SWPL reservoirs (Section 8.1.5). Table 7.17 summarized the results of mixed-device
reservoirs on NARMA-10, Isolated Spoken Digit, and MNIST tasks.
Device faults and variations are the inevitable problems in any system, including
mem-device reservoir networks. Both faults and variations affected the performance of
mem-device reservoirs. Section 7.7 studied how mem-device reservoirs responded to
stuck-open faults, stuck-short faults, and device variations. The mem-device reservoirs
were able to accommodate up to 40% of open faults without losing their performance.
However, for the short faults, the mem-device reservoirs suffered tremendously the effect
of the faults in their performance, even at a small percentage (2%) of the short faults.
Adding Gaussian white noise is a common technique to analyze the effect of device vari-
ations on the performance of a system. The simulation results on the isolated spoken digit
and the MNIST image tasks inferred that the performance of the mem-device reservoirs
was task-dependent. The technique of adding Gaussian white noise did not quantify accu-
rately the effect of the device variations but demonstrated how the mem-device functioned
under the presence of the device variations.
Network Dynamics in Hierarchical Structures
The results in Section 8.1.3 underlined that the hierarchical reservoirs have better dy-
namics than the monolithic reservoirs and, therefore, were able to solve sufficiently the
two complex tasks: the isolated spoken digits and the CIFAR-10 images. For the isolated
spoken digits, compared to the monolithic reservoirs, the hierarchical reservoirs, on av-
erage, reduced the power consumption without a loss in their performance by a factor of
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1.4×, 8.8×, 9.5×, and 6.3× with delay-line, delay-line feedback, simple cycle, and ran-
dom structures, respectively. Similarly, the hierarchical reservoirs reached to higher per-
formance for the CIFAR-10 image tasks with less power, by a factor of 5.6×, 4.2×, 4.8×,
and 1.9×. The results suggest that the hierarchical reservoirs have better dynamics than
the monolithic reservoirs to solve sufficiently complex tasks.
The measurements of kernel quality of hierarchical reservoirs in Section 8.1.5 pro-
vided evidence that combining nonlinear devices, such as memristive and memcapacitive
devices, increased the dynamic response of the reservoirs. The reservoirs accomplished
their highest performance in which the measurement of their kernel quality was at maxi-
mum.
Although the performance of the deep mem-device reservoirs was low compared to
the state-of-the-art networks (DeepESN and RNN-RBM), it offered initial results that
deep reservoirs using mem-devices were able to solve a high-dimensional and complex
task such as polyphonic music task. The initial results of deep mem-device reservoirs in
this research serve as a starting point where the performance of deep mem-device reser-
voirs can be improved further with better settings of network parameters and architectures.
9.2 LIST OF CONTRIBUTIONS
General
• My research has addressed three inherent challenges of reservoir computing (RC):
the role reservoir structure of RC, the reservoir dynamics by a mixture of nonlinear
devices, and the capability of solving complex tasks using hierarchical RCs.
• Although applications of memcapacitive devices have been presented from a theo-
retical perspective, my research is an example of realizing the computational nature
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of memcapacitive devices in architectural and algorithmic considerations for neuro-
morphic tasks, such as NARMA-10, Isolated Spoken Digits, MNIST, and CIFAR-
10.
• My research has explored hardware architectures (random and hierarchical) to per-
form tasks efficiently by exploring inherent device properties of low-power com-
puting nature of memcapacitors.
• Utilizing the computational ability of memcapacitive devices has allowed my re-
search to shed light on unconventional hardware architectures with power efficiency
beyond that of conventional architectures.
Memcapacitive Network Dynamics in Reservoir Computing
• My research shows how the topological structure of reservoirs reduces the power
consumption of the systems without sacrificing their performance.
• My research studies the dynamic response of memcapacitive small-world power-
law reservoirs using separation matrix, kernel quality, and Lyapunov exponent as
the reservoirs undergo topological changes.
• My research presents memcapacitive small-world power-law reservoir with optimal
settings of network parameters to achieve high classification performance with low
power consumption
• My research demonstrates reservoir topologies and neuromorphic tasks for which
a particular reservoir topology is suitable.
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• My research demonstrates that a model of combining nonlinear devices (memris-
tive and memcapacitive) improves reservoir dynamics and therefore reservoir per-
formance.
• My research illustrates how device faults and variations influence the performance
of memcapacitive reservoirs.
Dynamics in Hierarchical Reservoir Computing
• My research quantifies how hierarchical reservoirs have better dynamic behavior
than monolithic reservoirs with the measurement of kernel quality.
• My research demonstrates that hierarchical reservoir computing is beneficial for
solving more complex tasks.
• My research shows that mixed-device reservoirs (memristive and memcapacitive)
allow performance improvements of a hierarchical system.
• My research exhibits that deep memcapacitive reservoirs are able to achieve com-
parable performance to the performance of the recurrent neural network restricted
Boltzmann machine in polyphonic music task.
Broader Impacts and Applications
• My research is relevant for building emerging, adaptive, and power-efficient neu-




• My research can be extended for applications in therapeutic systems such as the
diagnosis of neuromuscular disease, analyses of ECG/EKG signals, and prediction
of epileptic seizures.
9.3 FUTURE WORK
The spiking input signals in Section 7.6 required a Spike Converter to translate spatial
stimuli into spike train inputs to reservoirs and a Spike Accumulator to integrate spike
outputs to analog values for training and testing the Readout layer. In order to compare
the same images for both analog and spiking reservoirs, a Poisson Spike algorithm was
used to convert spatial stimuli into spike inputs. However, it is possible to implement
other algorithm or technique such as spike-time dependent plasticity (STDP) mechanism
for memcapacitive reservoirs. The complexity of implementing STDP for memcapacitive
reservoirs is a subject of further research.
In Section 8.2.3, the performance of the deep mem-device reservoirs was low com-
pared to the performance of the state-of-the-art networks. Finding sufficient settings of
network parameters matching the physical properties of the devices in question has the
potential to improve further the performance of the deep mem-device reservoirs.
Although the applications for the proposed architecture in my research are limited
to NARMA-10, Isolated Spoken Digits, MNIST, and CIFAR-10, extending the proposed
architecture of memcapacitive devices is possible for applications in therapeutic systems
such as the diagnosis of neuromuscular disease, analyses of ECG/EKG signals, and pre-
diction of epileptic seizures.
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116, Newport, RI, USA, 2017. IEEE [181]
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